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Abstract 
This thesis is motivated by the power demands of the modem Intel microprocessors. 
These microprocessors require a very stable and tightly controlled core supply voltage in 
order to reliably operate at their correct clock frequency. The core supply voltage has to 
remain within the prescribed window during normal operation, as well as during power-
up and power-down when the processor current can change from almost zero to 16A or 
more in 200-300ns. Maintaining tight processor voltage regulation during these current 
transients can be difficult. In addition to stringent load transient specifications, a 
microprocessor power supply has to meet efficiency requirements, as well as size and 
cost requirements. Size requirements become especially important in portable computer 
systems where space is at a premium. 
The work presented in this thesis deals with the optimization of the microprocessor 
power supply for performance, size and cost, with the emphasis on size. Every aspect of 
the power supply is carefully analyzed and optimized through the size prism: the 
topology, the control algorithm, and the components. Design and optimization tools are 
developed, and the theoretical calculations are verified in hardware. The result of the 
optimization is a microprocessor power supply that meets Intel Pentium III electrical 
performance specs 10 approximately one-fifth of the specified volume, resulting 10 a 
power density of roughly 40Wlin3. 
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Chapter 1 
Introduction 
Today, we live in an increasingly "electronic" world dominated by computers, mobile 
phones, and pagers. Having instant access to information anywhere and everywhere is 
becoming essential. And, as the world strives for global connectivity, it leaves it up to 
the discipline of power electronics to provide the power the world needs to achieve its 
goal. 
Power electronics, in general, deals with the conversion of electric power from one 
form to another. Since electric power can be either dc-power or ac-power, only four 
power conversion possibilities exist; namely, dc-to-dc, dc-to-ac, ac-to-dc, and ac-to-ac. 
Electronic equipment such as computers and other types of consumer electronic 
devices operate from dc-power. However, the commonly available power sources are the 
ac-power from the utility grid and dc-power from batteries. Neither of these power 
sources can readily power a typical electronic device. Instead, this power has to be 
conditioned before it can be used. In case of the utility grid, the ac-power needs to be 
converted to dc-power; in case of a battery source, the de battery voltage usually needs to 
be converted to different value of de voltage. 
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An example of the utility ac-power being converted to dc-power is a desktop 
computer. The computer power supply, commonly referred to as the "silver box," takes 
the ac-power input and converts it to several dc-power outputs required for the proper 
operation of the computer system. In the past, dc-power provided by the silver box was 
good enough to guarantee proper operation of the microprocessor and the entire system. 
However, constant advances in silicon processing enabled the processor manufacturers to 
increase the number of devices per unit area of a silicon wafer. As the device density per 
unit area increased, more and more computational power could be packed in the same 
silicon area. But, as the number of devices increased, so did the power requirements of 
the processor. Fueling more and more complex processors with higher and higher clock 
rates became a rather difficult problem for several reasons. First, in an effort to reduce 
the power dissipated by the processor, CPU manufacturers started lowering the 
operational voltage of their chips. As a result, maintaining the logic level accuracy 
became harder simply due to less available voltage headroom. This immediately 
translated into severe restrictions on the variation of the processor supply voltage, and 
thus, into very tight power supply output voltage regulation requirements. 
Second, the increased number of devices per unit of silicon area of the processor 
increase the current consumption of the part. The power supply has to be able to deliver 
the current required by the processor both during normal operation and during "wake up" 
and "power down" sequences while maintaining a tight output voltage regulation. The 
"wake up" and "power down" sequences are particularly taxing for the power supply. In 
these modes of operation the current consumption of the processor can change from 
maximum to minimum in a matter of nanoseconds. Yet, the power supply has to meet 
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the processor current demands and keep the processor supply voltage variation within the 
prescribed limits to insure normal, reliable, high-speed operation of the system. 
In light of the development trends in the microprocessor industry, it became clear the 
silver box was no longer able to adequately fuel the modem "megaprocessor". The 
conventional power distribution scheme in which the silver box supplied power to a 
connector at one end of the motherboard had to be changed. The long power traces from 
the motherboard power connector to the processor introduced too much parasitic 
inductance and resistance into the supply line. These parasitics were the cause of 
unacceptable processor supply voltage variations under normal operating conditions. The 
only way to eliminate the effect of the parasitics associated with the power supply traces 
was to make them as short as possible. Hence, a new power distribution philosophy was 
born. The dc voltage provided by the silver box had to be stabilized at a location 
physically close to the load, the microprocessor. The dc-to-dc converter used to achieve 
this goal became known as the Voltage Regulator Module (VRM) or the Point-of-Load 
module. The VRM's job was to tightly control the microprocessor supply voltage and 
provide the required current on demand. Due to the proximity of the VRM to the 
processor, the parasitics between the processor and the VRM output were minimized and 
limited to the resistance and inductance of a short supply trace and the processor package 
leadframe. Now, the processor supply voltage could be tightly controlled providing that 
the VRM had good load transient response. In addition to good transient response, the 
VRM had to meet additional requirements. The VRM had to be efficient, small, and low 
cost. VRM efficiency was important because of the cooling and heat removal issues 
around the processor that dissipates power by itself. In addition, the efficiency of the 
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VRM is crucial for battery life in laptop computers. Keeping the size of the VRM small 
was important due to the limited amount of space available on the motherboard. Finally, 
the low cost requirement was obviously of a purely economic nature and in line with 
trying the keep the overall cost of the computer system at an absolute minimum. Clearly, 
the VRM has to satisfy a number of conflicting conditions. The optimization of a VRM 
is the focus of this thesis. 
As it was demonstrated on an example of a desktop computer, ac-power has to first be 
converted to dc-power, and then processed again by a dc-to-dc converter before it can be 
used to power a modem microprocessor. On the other hand, when the supply is a dc 
battery source instead of the utility ac-grid, the ac to dc power conversion is eliminated, 
but the dc-to-dc conversion still has to take place. Various examples of this type of 
conversion are found in mobile phones, pagers, and all kinds of other hand-held and 
portable equipment. While these devices require much less power than a microprocessor 
of a desktop computer, the VRM and the power supply of a mobile phone share several 
common characteristics: high efficiency, small size, and low cost. In battery powered 
applications, the efficiency of the power supply is of utmost importance. Since the power 
source is limited, the less power is wasted in the power supply, the longer will the device 
be able to operate before the battery is fully discharged. The size and weight of the 
power supply are equally important in portable equipment. In order to make a portable 
device convenient and portable, it has to be small and light. Keeping the size and the 
weight of the power supply at a minimum contributes to the reduction of the size and the 
weight of the overall system making it more convenient, portable, and more attractive to 
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the consumer. Finally, the last, but no less important, concern is to maintain the low cost 
of the power supply in order not to drive up the cost of the portable device. 
In light of these developments in the computer and portable electronic device 
industries, the dc-to-dc converter, and its designer, are facing never before encountered 
challenges in dc-to-dc power conversion. The only presently known way to reduce the 
size of a switching dc-to-dc power supply is to increase its switching frequency. 
Unfortunately, the efficiency of the power supply is heavily dependent on the switching 
frequency. Therefore, a reduction in size of the power supply is inevitably accompanied 
by the degradation of its efficiency. Furthermore, maintaining a tightly regulated 
processor supply voltage under a zero to full load current transient requires, in a 
conventional design, a significant amount of capacitance at the output of the power 
supply. Providing an adequate amount of capacitance to meet the transient specifications 
results in an increase of the size of the power supply and contradicts the goal to keep the 
power supply small. Ways to reconcile these conflicting requirements and optimize the 
dc-to-dc power supply for computer and mobile applications are addressed in this thesis. 
The analysis presented in this thesis was motivated by VRM specifications. 
However, developed concepts and optimization tools are general, and can readily be 
applied in other arenas where high efficiency and small size are of particular interest. 
VRMs are designed to use the voltages provided by the silver box (3.3V, 5V, 12V) 
and convert them into an appropriate processor supply voltage requested by a five bit 
voltage identification code supplied by the processor to the VRM. The switched mode 
power supply best suited for VRM applications is a step-down buck converter. There are 
two possible implementations of a buck converter: regular buck and synchronous buck. 
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Chapter 5 compares the efficiency of these two implementations of the buck converter. 
The efficiency is studied as a function of the switching frequency and of the load current. 
This analysis is aimed at exploring the feasibility of reducing the size of the power supply 
by increasing the switching frequency while maintaining a high efficiency. The loss 
distribution is used to identify areas in which improvements can be made. 
The advantages and weaknesses of both implementations of a low voltage, buck 
converter operating at a high switching frequency were clearly exposed in Chapter 5. 
The examination of the loss distribution in the synchronous buck converter revealed that 
the switch timing is critical for efficient operation at moderately high switching 
frequencies. Chapter 6 addresses the switch timing issues in the synchronous buck 
converter and proposes a switch driver that significantly improves the efficiency of the 
synchronous buck VRM. 
Unlike Chapters 5 and 6 which primarily deal with the efficiency of the VRM, 
Chapter 7 is devoted to its load transient response. Chapter 7 defines the optimum 
transient response and discusses the proper ways to close the voltage mode control loop 
in order to achieve the desired transient response. 
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Chapter 2 
From the Silver Box to the VRM 
The demand for faster, more powerful computers keeps pushing the microprocessor 
manufacturers to pack more computational power and more features into each new 
generation of microprocessors. As a result, the power requirements of the 
microprocessor have steadily been increasing. Under the circumstances, thermal 
management became a significant concern. Adequate cooling of the processor, and the 
entire system, became increasingly difficult. To alleviate the problem, CPU designers 
lowered the supply voltage required by the core logic of the processor. A lower operating 
voltage of the processor core logic results in lower processor power requirements 
providing the clock frequency remains unchanged. Or, looking at it in another way, for a 
given power dissipation, a processor with a lower core logic operating voltage can run at 
a higher clock frequency. Hence, it is quite clear that as microprocessors become more 
powerful, they will continue to migrate to lower voltages and higher operating currents 
making power distribution and delivery an important aspect of the overall system 
architecture. 
In November of 1995, Intel published the power supply guidelines for the Pentium® 
Pro processor [17]. Selected electrical specifications for a 150MHz, 256-Kbyte L2 Cache 
8 
Pentium Pro ® are presented in Table 2.1. Most of the specifications contained in Table 
2.1 are common in dc-to-dc converter data sheets: input voltage, output voltage, peak 
load current, and maximum output voltage ripple. The only processor power supply 
specific requirement is the unusually demanding load transient response spec. According 
to Table 1.1, the output voltage of the converter has to stay within ±5 % of the nominal 
voltage under all normal operating conditions, including a sudden Jmin to Jpeak output 
current transient. 
Parameter Value 
Output voltage 3.1V 
Output voltage ripple and noise ±1% 
Output voltage variation with load ±2% 
Transient output voltage tolerance ±5% 
l l11il1 O.3A 
Imax 9.9A 
Jpeak(several fls of overshoot) llA 
Slew rate (/mill to Jpeak) 30Alfls at converter pins 
Load toggle rate 100Hz to 100kHz 
Table 2.1: Pentium Pro power supply specifications 
The specified tight output voltage regulation is essential for proper operation of the 
processor. Overshooting the voltage specification can cause certain signals to violate the 
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Minimum Valid Delay timing specifications. This timing violation will lead to system 
instability and failure. Furthermore, excessive and sustained overshooting can cause hot 
electron related effects that can compromise the reliability and the life of the processor. 
Undershooting the voltage specification, on the other hand, degrades the performance 
of the processor, and can lead to timing related failures. The processor will not function 
properly at its correct clock frequency. The effects of undershooting are further 
aggravated by improper cooling mechanisms. 
2.1 Conventional Power Distribution Architecture 
In the previous section we described some of the mechanisms that cause unreliable 
system operation and system failure when the processor supply voltage deviates more 
than ±5% from nominal. Hence, the processor voltage has to be tightly controlled to 
ensure proper, reliable high speed operation. The question is, how can this voltage 
regulation be achieved. 
Let's start off with the conventional, centralized power distribution scheme shown in 





Figure 2.1: Conventional desktop computer power distribution scheme 
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approach, an off-board power supply (the silver box) converts the AC voltage from the 
supply line into several DC voltages needed by the processor and other peripheral 
devices. The appropriate output of the silver box is connected to a connector located at 
the edge of the motherboard using a number of wires approximately 6 to 8 inches long. 
From the motherboard connector, the supply voltage is routed to the processor using 
heavy copper traces on the motherboard. 
In an effort to evaluate whether this conventional approach is adequate for powering 
Pentium® Pro processors, a lumped circuit model of the conventional power distribution 
architecture was developed. As Fig. 2.2 shows, the output of the silver box is modeled by 
an ideal voltage source; the wiring, the motherboard connector, and the PCB traces are 
modeled by their respective series resistance and inductance; the supply and the return 
paths are modeled separately. The model of Fig. 2.2 can be used to calculate the voltage 
at the processor pins during both steady state operation and sudden processor current 
transients. 
Rcable Lcable Rconnector Lconnector Rboard Lboard 
+3.1V CPU 
Figure 2.2: Model of the conventional power distribution scheme 
2.1.1 Effects of the Parasitic Resistance of the Supply Path on the Processor 
Voltage 
The effects of the supply path resistance will be studied under the assumption that the 
processor is constantly drawing its maximum rated current from the power supply. 
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C I dI" / 0 I . . Under this assumption, Iollt=llA=const. onsequent y, 0; dt = resu tmg m a zero 
voltage drop across all the inductances in Fig. 2.2. Therefore, all the inductances can, for 
the moment, be neglected. After neglecting all the inductances and collecting all the 














j 1 lOmOhm 
Gnd v .. 
b) 
Figure 2.3: a) Simplified model of the conventional power distribution 
scheme; b) Voltage drops observed in the system 
path into Rr, we arrive at a simplified, steady state model of the conventional power 
distribution scheme. This simplified model is shown in Fig. 2.3a. 
If we assume that the total resistance in the supply path, denoted by R,. in Fig. 2.3a, is 
only lOmQ, and is equal to the total resistance in the return path, Rr, we can easily 
calculate the voltage at the processor pins. The results of the voltage calculations are 
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given in Fig. 2.3b. Fig. 2.3b shows the voltage across the processor pins to be only 
2.88V at the rated processor current because of the voltage drop caused by the resistance 
of the supply and the return path. 
According to Table 2.1, the maximum allowed supply voltage variation with load is 
±2% of 3.1V, or ±62mV. Thus, the minimum processor supply voltage is 3.1-
O.062=3.038V. Fig. 2.3b shows assuming even a minimal supply trace resistance of 
10mQ, the conventional power distribution architecture cannot meet the Pentium® Pro 
specs during steady state operation. In fact, just to meet steady state specs, the total 
resistance of the supply path together with the return path would have to be less than 
14mQ. Since the 14mQ has to include approximately 16 inches of wire, the motherboard 
connector, and PCB traces, it is clear that this architecture cannot meet the processor's 
power requirements. 
2.1.1.A Remote Sensing 
The voltage droop caused by the large processor current across a small parasitic 
resistance of the supply path, Rs , can be remedied by the use of a regulator that supports 
remote sensing. Remote sensing is a technique that uses extra connections to sense and 
regulate the voltage at the point of use. The voltage sense leads carry almost no current 
and are, therefore, unaffected by the resistance in their path. Consequently, the voltage is 
accurately regulated at the sense points. Fig. 2.4 shows a system that offers remote 
sensing in the supply path. The regulator now regulates the voltage at the processor 
supply pins with respect to the regulator ground (Gnd). Consequently, as Fig. 2.4 shows, 
the regulator raises the voltage at its output pins in order to compensate for the voltage 











Figure 2.4: Conventional desktop computer power distribution scheme with 
remote sensing in the supply path. 
return path. There are two possible solutions to this problem. The first is to minimize the 
resistance in the return path by using heavy ground planes and multiple processor 
connections. The other possibility is to use a regulator that offers remote sensing in both 
the supply and the return paths. However, the addition of the return path sense 
considerably complicates regulator design, and most off-the-shelf regulators do not offer 
it. 
2.1.2 Effects of the Parasitic Inductance of the Supply Path on the Processor 
Voltage 
Due to the high specified processor current slew rate, the parasitic inductance of the 
power supply lines presents an even greater problem than its parasitic resistance. In order 
to fully appreciate the magnitude of the problem, consider the following: lcm of round 
wire in air exhibits approximately lOnH of inductance. The voltage drop across this 
piece of wire can be calculated according to 




Substituting for di(t) Id in (2.1) the specified load current slew rate of 0.03!2.- gIves us a 
Idt ns 
voltage drop of 300mV! So, only 1cm of wire between the source and the processor pins 
is enough to push the voltage at the processor pins out of spec regardless of the behavior 
of the source. To illustrate this, consider the circuit in Fig. 2.5 obtained from the circuit 
of Fig. 2.2 by setting all the resistances zero and replacing the CPU with a time varying 
current source. Even though Vj is assumed to be an ideal voltage source, the voltage 
across the current source (CPU) will experience a constant droop equal to 
(2.2) 
during the 360ns it takes the processor current to ramp up to its maximum value. In other 
words, the ability of a power supply to respond to the kind of load current change 
specified in Table 2.1 is no longer dominated exclusively by the speed of the control 
loop. Instead, the inductance of the supply determines how quickly can current be 
deli vered to the load. In fact, unless this inductance can be made low enough, even an 
ideal voltage source cannot meet processor supply voltage tolerances. 
+3.1V CPU 
Figure 2.5: Simplified model of the computer power distribution architecture 
during the load transient 
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The previous example shows that as little as lOnH of inductance in the supply path 
drives the voltage at the processor pins way outside the specifications. In the 
conventional power distribution architecture, a typical supply path includes, as shown in 
Fig. 2.1, approximately 16 inches of wire, a motherboard connector, and PCB traces. 
Thus, the total inductance in the supply path is far greater than lOnH. This parasitic 
inductance of the supply path makes it impossible for any off-board power supply, with 
or without a remote sense, to meet the specifications outlined in Table 2.l. 
In the preceding discussion, the output of the silver box had been modeled by an ideal 
voltage source to illustrate the effect of supply line inductance on the voltage at the 
processor pins. In reality, however, the silver box is a switched mode power supply 
whose output voltage is regulated by a feedback loop. A typical switching frequency of 
the converter inside a silver box is around 100kHz. Thus, the duty cycle of this power 
supply is updated every lO/J.s. By comparison, the processor current ramps up in only 
360ns. Clearly, the power supply cannot respond to this change in its load current until 
the beginning of the next switching cycle. This inherent inability to react faster causes 
the output voltage of the power supply to droop. As a result, the initial fast spike at the 
processor supply pins caused by the voltage drop across the supply line inductance is 
followed by a slow voltage droop caused by the droop of the supply's output voltage. 
This droop is the difference between the response of an ideal voltage source and a real 
life power supply to the load current change specified in Table 2.1. 
2.1.2.A Capacitive Bypassing 
The only way to quickly deliver current to the load is to place a source physically 
close to the load. This is accomplished through proper use of bypass capacitors. Bypass 
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capacitors are placed close to the processor in order to minimize the inductance and the 
resistance of the trace that connects them to the processor supply pins. As a result, the 
stability of the processor voltage can be improved. 
As it was pointed out in the preceding section, a power supply needs time to respond 
to a sudden change in its load current. Placing bypass capacitors close to the processor 
allows them to supply the processor current and maintain the voltage at the processor pins 
within transient limits until the power supply responds. As a result, the number and the 
quality of the bypass capacitors exclusively determine the initial response to a fast current 
transient. 
Theoretically, the centralized power distribution scheme of Fig. 2.1 could meet the 
Pentium Pro specifications with the use of remote sensing and enough bypass 
capacitance. However, due to the inductance of the wiring that connects the output of the 
silver box to the bypass capacitor bank, the required number of bypass capacitors would 
be very large. These capacitors would add to the overall cost of the system and occupy 
valuable motherboard real-estate. Furthermore, with increasing power demands, this 
system would become increasingly cumbersome, expensive and, therefore, impractical. 
2.2 Distributed Power Architecture 
In light of the challenges posed by the parasitic inductance and resistance of the 
conventional supply path, a logical, new distributed power delivery architecture, shown 
in Fig. 2.6, was adopted. The idea behind the new architecture was to minimize the 
physical distance between the output of a fast supply with tight regulation, named 
Voltage Regulator Module (VRM), and the load (CPU). In this way, the voltage is 






Figure 2.6: Distributed desktop computer power distribution scheme 
a short, low inductance, low resistance PCB trace. So, while the length of the supply path 
hasn't really changed in comparison with the conventional power distribution 
architecture, "re-regulation" of the silver box voltage close to the processor eliminates the 
effects of the parasitic inductance and resistance of the lengthy supply path on the voltage 
at the processor supply pins. Furthermore, good transient performance of the VRM, and 
its proximity to the point of use make it possible to significantly reduce the amount of 
required bypass capacitance in comparison with the conventional centralized power 
distribution scheme. 
2.2.1 The VRM 
In addition to good transient performance, the VRM has to satisfy several other 
conditions. First, the VRM needs to be as efficient as possible to minimize the power it 
dissipates inside the system. An efficient VRM will keep its contribution to the 
temperature rise inside the system at a minimum, and thus, facilitate the overall thermal 
design of the system. Second, the VRM has to be small to allow it to be placed as close 
to the point of use as possible without taking up more valuable space than it is absolutely 
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necessary. And finally, the VRM should be inexpensive in order not to increase the price 
of the entire system. 
2.2.1.A VRM Candidate Topologies 
According to the specifications in Table 2.1, the task at hand is to design a DC-DC 
converter with a 5V input and an output of 3.1 V; no isolation is required. 
A buck converter shown in Fig. 2.7 is the simplest, and the most cost-effective, way 
to achieve non-isolated voltage step-down in the specified voltage range. Furthermore, 
the buck topology has no internal capacitive energy storage-the output is directly 
connected to the input during the on-time of the main switch (S1). Therefore, a buck 
converter is well suited to respond to sudden load current changes, an absolute must in 
VRM applications. 
5J V LJ V x a 
V. r S2 C RL liZ a 
Figure 2.7: Basic buck converter 
While the buck topology clearly stood out as the most-likely-to-succeed VRM 
candidate, it was less than obvious which buck topology implementation, regular or 




Overview of the Buck Converter Load 
Transient Response 
A Pentium Pro VRM has to meet or exceed a number of electrical and mechanical 
specifications. Per Table 2.1, the two most challenging electrical specifications are the 
required tight output voltage regulation of ±5% during a fast zero to full load output 
current transient and the required high efficiency at full load. Still, meeting these 
specifications by themselves would not be particularly hard What makes VRM design 
rather difficult is meeting these electrical specifications in absolutely the smallest volume 
possible. 
The first thing a VRM has to satisfy are the transient response specifications. If they 
are not met, the module cannot perform its function, and is useless. Thus, meeting the 
transient response specs has to be chosen as the starting point in VRM design. The 
constraints imposed by the transient response largely determine the direction that the 
design will take. 
In Chapter 2, the buck topology has been identified as a topology suitable for VRM 
applications. Since the load transient response has been identified as a starting point in 
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VRM design, the load transient response of the chosen topology has to be thoroughly 
analyzed and well understood in order to insure an optimum overall design. 
3.1 Overview of the Buck Converter Load Transient Response 
The chosen VRM topology, a buck converter, was given in Fig. 2.7, and is 
reproduced here, in Fig. 3.1, for convenience. Per Table 2.1 the load current transient 
occurs in approximately 360ns. By today's standards, a rather high power supply 
switching frequency might be around 500kHz, resulting in a switching period of 21ls. 
Thus, even if the converter is switching with a rather high switching frequency, the load 
current transient still occurs in about a sixth of the regulator's switching period. 
51 V LI V X 0 
V r 52 Co RL liZ 
Figure 3.1: Basic buck converter 
A typical regulator response to an almost zero to full-load load current change 
occurring within a fraction of the regulator's switching period (see Fig. 3.2a) is sketched 
in Fig. 3.2b. After a load current transient, the converter will need a number of switching 
cycles to reach a new steady-state. During the transition to the new steady state, four 
distinct response intervals, 11 through 14, can be identified as shown in Fig. 3.2b. The first 
interval, 11, coincides with the rise-time of the load current; h represents the response 
delay inherent to switching converters; h is the time it takes the average inductor current 
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to become equal to the load current, and I4 is the interval during which the output voltage 
recovers to its nominal value after reaching its minimum value at t=t3. 
a) 
, " . 
~,~------------v~------------
11 h h 14 
b) 
Figure 3.2: Typical load transient response of a buck converter: a) load 
current step, and b) output voltage 
3.1.1 Interval 11 
A switching converter is effectively a discrete-time system whose duty cycle gets 
updated once during each switching period. Every switching converter is in a sense a 
discrete-time system because the duty cycle is updated only once during each switching 
period. Since the load current transient occurs in a fraction of the switching period, an 
inherent delay will exist between the time when the load current transient occurs and the 
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time when the duty cycle gets updated at the beginning of the new switching period. 
During this interval there is no control action, and the converter is responding essentially 
in an open loop fashion. Consequently, the output of the converter of Fig. 3.1 can be 
modeled as shown in Fig. 3.3. 
lc(' 
,"IOP/8,m1i 
Figure 3.3: Converter output model during the intervals 11 and h 
Because the load current transition is much shorter than the switching period of the 
converter, the output impedance of the converter is simply the impedance of the output 
capacitors. Therefore, the peak output voltage deviation during II can be expressed as: 
dI 1 M 2 
~Vl = ~Vl +~V7 = ESL-o +ESR·M + ___ 0_ 
o - dt 0 2 C din 
o dt 
(3.1) 
Hence, the peak output voltage deviation during II depends on the load current slew rate, 
and the ESR and ESL of the output capacitors. The magnitude of the spike observed 
during II is independent of the control loop bandwidth and the chosen switching 
frequency. Clearly, the only way to reduce the magnitude of this spike is to place a 




Because of the high load current slew rate, the load current will have reached its final 
value long before the controller can respond to this change in the operating point. 
Consequently, there will be no control action present during 12, and the converter will 
continue to respond in an open loop fashion to the sudden load current change that had 
occurred. Thus, the model of Fig. 3.3 remains valid, and can be used to calculate the 
peak voltage deviation during b. 
Since the control loop cannot respond fast enough to the load current change, once 
the load current reaches its final value at f], it will continue to discharge the output 
capacitors until the controller turns the main switch (S}) on at t2. The resulting output 
voltage drop is: 
(3.2) 
where Is is the switching frequency of the converter, and D' is the duty factor of the 
switch S2. 
Equation (3.2) shows that the peak voltage drop during h is inversely proportional to 
the switching frequency and the output capacitance. Thus, keeping ~ V4 small requires 
either a large output capacitor or a high switching frequency. 
In order to get a quantitative feel for how the size of the output capacitor depends on 
the chosen switching frequency, (3.2) can be rewritten in the following way: 
(3.3) 
From (3.3) we can calculate the amount of output capacitance needed to achieve a 
particular maximum voltage deviation ~ V4 . The value for ~ V4 IS obtained from 
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preliminary voltage deviation budgeting. Namely, the peak transient voltage drop 
specified in Table 2.1 is 150m V. This is the total voltage deviation budget for intervals h 
and 13. As a starting point, let us allot SOm V to h and 100m V to h. Therefore, 
~V4=50mV can be substituted into (3.3) along with 10= lOA, Vin=5V, and Vo=3V. 
Using (3.3) the amount of output capacitance required to achieve ~ V4=50m V for a 
load current step of lOA is plotted as a function of the switching frequency in Fig. 3.4. 
Fig. 3.4 shows that at a switching frequency of 500kHz, more than 160llF of capacitance 
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Figure 3.4: Output capacitance required to achieve a maximum voltage drop 
of SOm V during the interval h as a function of the switching frequency 
The question now becomes how to implement 160llF of output capacitance. It would 
be desirable if only low profile ceramic capacitors in a 1206 package could be used. 
However, low profile ceramic capacitors in a 1206 package with an X7R dielectric are 
currently only available with a maximum value of 4.7IlF. Placing 35 of these capacitors 
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on the board might not be acceptable from the required board area and the cost 
standpoints. 
Another possibility to implement the 160J.LF output capacitance would be to sacrifice 
the low board profile that could be achieved with ceramic chip capacitors and use either 
expensive tantalum capacitors or less expensive electrolytic capacitors. In order to keep 
the board cost in check, one might opt to use 100J.LF OSCON electrolytic capacitors 
(lOSAlOOM). Two of these capacitors will provide 25% more capacitance than it is 
needed to make ~ V4=SOm V. However, the ESR of these capacitors is 30mQ and the ESL 
is about 13nH. Substituting these numbers back into (3.1) yields a drop of approximately 
378m V during I\! Thus, in order to now bring ~ Vol within specs, we would need to use 
five lOSAlOOM OSCON capacitors in parallel instead of two that would have been more 
than enough to meet the SOm V maximum deviation during h. 
The main disadvantage of using electrolytic capacitors is the significant increase in 
board height and volume. For example, if only ceramic chip capacitors are used, the 
component height is only 60 mills. If, on the other hand, electrolytic capacitors are 
chosen, component height increases significantly. In fact, if lOSAlOOM OSCON 
capacitors used in the previous example are chosen, the component height increases to 
413 mills. Thus, if the transient response specs can cost effectively be met without 
electrolytic capacitors at the output, the volume of the module could be reduced 6.8 
times! The tremendous height and volume reduction is obviously a huge incentive to 
avoid placing electrolytic capacitors on the board. 
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3.1.3 Interval 13 
At t=t2, S] is turned on by the control circuit, and the converter starts to respond to the 
disturbance. For simplicity, we will assume that once the controller turns S] on, it will 
remain on until the average inductor current becomes equal to the load current. In this 
case, the circuit of Fig. 3.1 can be modeled as shown in Fig. 3.5. From the model, we can 
write an expression for the output voltage for t>t2: 
v (t) = ic . ESR + _1_ . fl i . dt 
() C c 
() 0 





Figure 3.5: Simplified model of the converter output during the interval h 
From Fig. 3.5, the inductor current can be expressed as: 





where S is the slope of the inductor current. After substituting (3.5) and (3.6) into (3.4) 
and evaluating the integral we get: 
S·t 2 /·t 
V = (S ·t-/ )·ESR+----()-




Equation (3.7) can now be used to calculate the peak output voltage deviation during the 
interval J.,. The time when the output voltage reaches its minimum value can be 
calculated by taking the derivative of (3.7) and setting it to zero. Solving for t yields: 
t =~-C ·ESR 
m S 0 (3.8) 
In some cases, till might turn out to be negative indicating that the voltage drop across the 
ESR is dominant. In such cases a value of zero should be used for t in (3.7). Otherwise 
(3.8) can be substituted into (3.7) to calculate the peak output voltage deviation during 
the interval h 
(3.9) 
From (3.9), i1 Vs' can be expressed as: 
S 
(3.10) 
Similarly, ~ Vs" can be written as: 
"( )2 S i1V = ESR·C .-
S 0 2C 
o 
(3.11) 
Keeping in mind that (3.9) holds if tm>O from (3.8) we get: 
~>ESR'C S 0 (3.12) 
From (3.10), (3.11), and (3.12) it is clear that (3.9) holds iff: 
(3.13) 
From (3.9) we can calculate how much output capacitance will be needed to insure 
that i1 V5 does not exceed the chosen maximum value at the selected switching frequency. 
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Substituting 5 = VIn - Vo into (3.9) yields: 
L 
~v = L'I,~ +!. (Vin -VO>.C ·E5R2 =~V' +~v" 
5 2 ' C . (V _ V) 2 L a 5 5 
o If1 0 
(3.14) 
Equation (3.14) gives the peak voltage deviation during h This result is a bit counter 
intuitive. Namely, one would expect ~ V5 to be proportional to the size of the inductor 
and inversely proportional to the size of the output capacitor. This dependence is, indeed, 
present in the first term in (3.14). However, the second term is actually, unexpectedly, 
proportional to the size of the output capacitor and inversely proportional to the size of 
the inductor. This would tend to indicate that at one point the second term in ~ V5 could 
become dominant and ~ V5 would start to increase as the value of the output capacitor is 
increased. However, this cannot happen because of the condition given by (3.13). Thus, 
despite the second term in (3.14), ~V5 can be minimized by increasing output capacitance 
or decreasing the size of the inductor. 
The size of the inductor is closely related to the switching frequency. Since 
V -V 
~I = in () .D.T 
L L S (3.15) 
we get: 
(3.16) 
where ~h is the peak to peak inductor current ripple, D is the duty cycle of the main 
switch (51), and T~ is the switching period. Substituting (3.16) into (3.14) and 
rearranging, we get: 
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(3.17) 
Assuming further that 
(3.18) 
where k would typically have a value between 0.1 and 0.4 (for an inductor current ripple 
of 10% to 40% of the maximum load current), (3.17) becomes: 
Vo . I 
VOL k· 10 2 
6 V = In + - . --. f . C . ESR 
s 2.C.k.j 2 V .. \ 0 
a s _0 
(3.19) 
Equation (3.19) gives an expression for 6 V5 as a function of the switching frequency and 
the output capacitance. In order for (3.19) to be valid, inequality (3.12) still has to be 
satisfied. Given the form of (3.19), it is more convenient to rewrite (3.12) in the 
following way: 
(3.20) 
From (3.19) the amount of output capacitance required to achieve a prescribed maximum 
drop during (, can be expressed as a function of the switching frequency with the 
inductor current ripple as a parameter. So, choosing the maximum allowable deviation 
for 6 V5 and solving for Co, we get: 
C = 6Vs _~6VS2 -I: . ESR 2 • V.n 
o 10 ·k· j, . ESR 2 Va 
(3.21) 
Equation (3.21) is, of course, valid if: 
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(3.22) 
Equation (3.21) was used to create Fig. 3.6 which shows the output capacitance required 
to achieve tl V5= 100m V as a function of the switching frequency with the inductor current 
ripple as a parameter. 
Fig. 3.6 shows that at 500kHz achieving 100mV of voltage drop during h requires 
between 150l-lF and 650/-lF of output capacitance, depending on the size of the buck 
inductor. Recalling for the moment that because of intervals II and h we already have 
500/-lF on the board, we could safely choose a k of 0.2 at!s=500kHz. 
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Figure 3.6: Output capacitance required to achieve LlV5=100mV for four 
different inductor current ripple magnitudes (k=O.l to 0.4) 
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3.1.4 Interval 14 
During 14 the duty cycle is no longer saturated, and the converter resumes its normal 
switching pattern. The integral action of the control loop returns the output voltage to its 
nominal set-point. Since we are currently interested solely in the peak output voltage 
deviation during a load current transient, circuit behavior during this interval will be 
discussed in Chapter 7. 
3.2 Optimizing Voltage Budgeting 
In Section 3.1.2 a preliminary voltage budget was made for the transient response. 
Under that voltage budget, out of the 150m V of available deviation, SOm V was allotted to 
the interval h, leaving 100m V for the interval k However, the real concern is the total 
voltage deviation after a transient. In other words, how the voltage drop is distributed 
between the response intervals is not as critical, as long as the specs are met with the least 
amount of output capacitance. 
In order to optimize the voltage budgeting, the voltage drops during hand 13 need to 
be taken into account concurrently. Combining (3.2) and (3.19) we get: 
(3.23) 
Solving for Co as a function of the maximum voltage deviation ~ V4+~ V5 and the 
switching frequency yields: 
~ V4 + ~ Vs - (~V4 + ~ Vs? - I,~ . ESR 2 • (1 + 2· k)+ 2.10 • k· ESR 2 • In 
C = __________ ~ ____________________ ~-------------------0-.~11 





A plot of the output capacitance needed to achieve a combined voltage drop of 150m V 
during the intervals lz and 13 is shown in Fig. 3.7 as a function of the switching frequency 
with the inductor current ripple as a parameter. 
Fig. 3.7 shows that with better voltage budgeting during the intervals lz and h, the 
total output capacitance can be significantly reduced. In fact, at !s=500kHz, less than 
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Figure 3.7: Output capacitance required to achieve LlV4 +LlV5=150m V for 
four different inductor current ripple magnitudes (k=O.l to 0.4) 
the output capacitance cannot be reduced below 500)J.F because of the ESR and the ESL 
of the chosen capacitors. The overkill in capacitance required to make the ESR and the 
ESL sufficiently smalI to meet specs during II can be used to lower the switching 
frequency and still meet transient specs during lz and h Fig. 3.7 shows that with k=O.2, 
the switching frequency can be lowered to 300kHz without jeopardizing transient 
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performance. This reduction in the switching frequency would increase the overall 
efficiency of the circuit. Hence, the size penalty resulting from the ESR and the ESL of 
the chosen capacitors is somewhat compensated by the overall efficiency improvement. 
3.3 Approaching the VRM Design Problem 
Equations (3.1), (3.2), and (3.19) describe the peak output voltage drops during the 
three intervals of the buck converter transient response. These three equations are 
reproduced here for convenience. 
dI 1 M 2 
AV =~VI +~V, = ESL-o +ESR.Mn + __ 0_ ti " ' dl , - dt 2 C ----"-
o dt 
(3.25) 
In '[I_ VO ] 
f, .Co Vill 
(3.26) 
Vo . I 
V 0 1 k·I 
~ v- = ill + - . __ 0 • f . C . ESR 2 
) 2 . Co' k . f, 2 Vo \ 0 
(3.3) 
Vin 
Obviously, minimizing all three voltage drops yields the best overall transient response. 
However, the question is how to get the best overall transient response in the smallest 
volume, with the lowest cost, and with the highest overall efficiency. 
From (3.25) it is clear that ~ Vol depends only on the ESR and the ESL of the output 
capacitors, and is unaffected by any other circuit parameters like the switching frequency 
or the control loop bandwidth. Thus, the only way to reduce ~ Vol is to choose high 
quality capacitors and place a number of them in parallel. Here again the issue of 
electrolytic capacitors versus ceramic chip capacitors arises. If ceramic chip capacitors 
are used, ~ Vol will be very small because there will be a large number of low ESR and 
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low ESL capacitors at the output. However, meeting transient specs during II may not 
insure adequate performance during hand l; as well. As a result, the number and type of 
capacitors that will need to be placed at the output will also depend on what happens 
during the intervals hand h On the other hand, if electrolytic capacitors are to be used, 
because of their rather high ESR and ESL a number of them will have to be placed in 
parallel in order to maintain L'l Vol small. In this case, the ESR and the ESL determine how 
many capacitors will have to be used. Typically, however, the amount of output 
capacitance dictated by L'l Vol will far exceed the capacitance requirements imposed by the 
intervals 12 and h 
The peak voltage drop during the intervals hand l; is given by equations (3.26) and 
(3.27), respectively. These equations show that good transient response requires either a 
large output capacitor or a high switching frequency. The optimal solution finds the right 
balance between VRM size (dictated by the number and the size of the output capacitors) 
and efficiency (dictated by the switching frequency). For example, from Fig. 3.7 we can 
see that the total output voltage drop of 150m V during hand l; can be achieved with 
270)lF of output capacitance at a switching frequency of 500kHz. However, meeting the 
150m V specification with 270)lF of capacitance requires k~O.2 (see Fig. 3.7). 
It should by now be clear that there are two design paths that can be taken. One 
possibility is to keep the switching frequency low and rely on the output capacitors to 
keep the output voltage within specs. There are several problems with this approach. 
First, bulky electrolytic capacitors required at the output dramatically increase the volume 
of the module and prevent its use in laptop applications. For now, however, such 
solutions are still finding their place in the desktop market (where the space is not as 
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limited) due their low cost. Second, this approach suffers from the lack of scalability. 
Namely, the trend in the processor industry has been to demand higher core currents with 
higher slew rates to be provided by the VRM for every new generation of processors. As 
a result, relying extensively on the output capacitors to do all the work will quickly 
become a totally unacceptable solution even in the desktop market because of size issues. 
Therefore, the low frequency, large output capacitor approach is at best a short-term 
solution and will not be considered here. 
The other VRM design path is based on minimizing the role of the output capacitors 
in keeping the output voltage within specs. Instead, it is desirable to have a fast, high 
bandwidth control loop do the bulk of the work in keeping the output voltage within the 
prescribed limits after a fast load current transient. This is achieved by opting to operate 
the converter at a higher than usual switching frequency. The high frequency, low output 
capacitance approach advocated in the rest of this thesis produces a scalable, high power 
density, low volume solution that will be able to efficiently meet future processor power 
demands. 
3.3.1 Merits of the High Switching Frequency 
The obvious benefit of a higher switching frequency is the reduction of the physical 
size of the buck inductor. A smaller inductor helps to reduce the size of the converter. In 
addition, having a smaller inductor allows the inductor current to be changed faster. This 
allows the circuit to reach a new steady state sooner. Consequently, transient specs can 
be met with less output capacitance, which further reduces size of the converter. 
Another benefit of high frequency operation is that it shortens the maximum response 
delay time (interval h). Consequently, a high switching frequency results in a smaller 
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peak voltage drop during h Again, this helps In reducing the SIze of the output 
capacitor, and thus, the size of the whole module. 
Operating at a high switching frequency makes it possible for the feedback loop to 
have a high bandwidth. The benefits of a high bandwidth control loop and a small 
inductor, both results of operating at a high switching frequency, are felt during the 
interval h where both help to minimize i1V5 (see (3.14) and (3.27». 
In short, a higher switching frequency allows the designer to reduce the size of both 
the buck inductor and the output capacitors and increase the bandwidth of the control 
loop. As a result, the overall size of the VRM is significantly reduced. On the down 
side, however, operating at a high switching frequency will lower the efficiency of the 
converter and require advanced packaging techniques. 
3.4 VRM Design Philosophy 
Based on the discussion in this chapter, a new VRM design philosophy will be 
adopted here. The central idea is to make the module as small and compact as possible. 
Thus, we want to minimize the board area and achieve a low module profile by 
eliminating electrolytic capacitors (or any other through-hole parts) from the design. In 
addition, the goal is to keep the cost of the module as low as possible. 
In light of the outlined goals, the switching frequency will be pushed as high as the 
efficiency specs will allow in order to minimize the size of the module. In order to keep 
the cost at a minimum, a simple hard-switching buck topology with voltage mode control 
will be used. Every subsystem will be optimized for maximum performance at high 
frequency. Alternate topologies and more complicated control schemes will not be used 
unless the specs absolutely cannot be met with the simplest topology and control method. 
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Clearly, VRM design philosophy is to push simple topologies and algorithms to their 
technological limit. Therefore, the chosen buck topology and the chosen voltage mode 
control algorithm have to be carefully analyzed in order to identify efficiency bottlenecks 
and find a way to squeeze every bit of efficiency out of the circuit. In order to do this, the 
losses in the buck topology are carefully analyzed in Chapter 4 as a function of the load 
current and the switching frequency. Loss equations derived in Chapter 4 are used in 
Chapter 5 to choose the right topology for VRM boards operating from a 5V input. The 
conclusions drawn in Chapter 5 are then used in Chapter 6 to optimize the operation and 
efficiency of a synchronous buck topology designed to operate from a 12V input. The 
optimization of the transient response of a voltage mode controlled buck converter is 
undertaken in Chapter 7. 
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Chapter 4 
Overview of Loss Mechanisms in the Buck 
Topology in Continuous Conduction Mode 
In line with the adopted VRM design philosophy, it is important to accurately predict 
all the losses in the buck topology as a function of the switching frequency and the load 
current. An accurate loss analysis can be used to optimize the VRM module. 
The accuracy of loss calculations will depend on the ability to identify all loss 
mechanisms in the circuit and model them correctly. Because of high frequency 
operation, this task needs to be approached with great care so that no high frequency 
parasitics get overlooked. 
4.1 Overview of Various Loss Mechanisms in the Regular Buck Topology 
The regular buck topology including loss-causing parasitics is shown in Fig. 4.1. As 
shown in Fig. 4.1, the following loss mechanisms can be identified in the regular buck 
topology: 
• Main Switch (Q]) 
• Conduction Loss 
• Switching Loss 





Figure 4.1: Regular buck converter including parasitics 
• Gate Drive Loss 
• Schottky Diode CD 1) 
• Conduction Loss 
• Reverse Bias Leakage Loss 
• Junction Capacitance Loss 
• Inductor 
• Copper Loss 
• Core Loss 
• Resistive Losses on the Circuit Board 
• Input Trace 
• Output Trace 
• Other Traces 
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4.1.1 Losses in the main switch (S1) 
As it was pointed out, the main switch will suffer from conduction loss, switching 
loss, drain-to-source capacitance loss, and gate drive loss. Conduction loss in the main 
switch, Pel, can be expressed as: 
p = RDSonl(T) ·I 2 ·D 
c1 N Lrms 
1>11 
(4.1) 
where RDSoll1 is the drain to source on resistance of the main switch, Nml is the number of 
MOSFETs used in parallel, hrms is the inductor rms current, and D is the duty cycle. The 
inductor rms current can be calculated using the following formula: 
(4.2) 
The switching loss, sometimes called the overlap loss, is caused by the nonideality of 
the MOSFET. If there are no soft-switching techniques being applied, which is the 
assumption here, the MOSFET will, both tum-on and tum-off, briefly conduct the full 
on-current while the voltage across the drain and source terminals is still the full off-
voltage of the switch (see Fig. 4.2). This produces significant switching (overlap) losses 








Figure 4.2: Switch voltage and current waveforms at a) turn-on, b) turn-off 
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From Fig. 4.2 we can derive expressions for the turn-on switching loss, PSOI1 ] , and 
turn-off switching, Pso.!/l. The turn-on switching loss is given by: 
P I = t . Vin • (lout - M20
ut J. (t jVl + t ril ). is 
son 
(4.3) 
while the turn-off switching loss is given by: 
=1... ~. + ... ( M) ( )~Offl 2 v'n lout + 2 t n'l t/ll is (4.4) 
where j, is the switching frequency, Mour is the inductor current ripple, trvi and ttvi are the 
switch voltage rise and fall times, respectively, and tril and tIiI and the switch current rise 
and fall times, respectively. The total switching loss, PsI, is then: 
P -P +P sl - soffl sonl (4.5) 
Each time the MOSFET switch is turned on, the voltage across the drain and source 
terminals drops from V off to Vall (see Fig. 4.2). Thus, the drain-to-source capacitance of 
the MOSFET is discharged in a lossy manner through its RDSol1 • This lossy discharge of 
the drain-to-source capacitance has been termed drain-t~-source capacitance loss, PDScl , 
and can be approximated using the following formula: 
(4.6) 
where CDS] is the drain-to-source capacitance of the main switch. 
The gate drive loss is caused by the charging and discharging of CCS] and CCDI (see 
Fig. 4.1) each time the MOSFET is turned on or off. While the gate drive loss can be 
calculated using CCS] and CCDI, it is much easier to use the total gate charge needed to 
turn the FET on provided in the manufacturer's data sheet. In this case the gate drive loss 
can be expressed as: 
(4.7) 
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where VCSI is the applied gate-to-source voltage, and QCJ is the total gate charge that 
needs to be supplied by the gate driver in order to make the gate-to-source voltage equal 
to VCS1 . 
The total loss in the main switch of the regular buck topology can be expressed as: 
(4.8) 
The expression for each of these loss components is given by (4.1) through (4.7). 
4.1.2 Loss Mechanisms in the Schottky Diode 
The chief loss mechanisms in the Schottky are the conduction loss, the loss due to the 
reverse bias leakage current, and the loss due to the charging and discharging of the 
junction capacitance. The conduction loss is given by: 
P'dr = Vir (T) IOUI • D' (4.9) 
where Vjr is the forward voltage drop on the Schottky diode. The loss due to the reverse 
bias leakage current is: 
~dr = Vin . Ilr (T) . D . N d (4.10) 
where Isr is the reverse bias leakage current of the Schottky, and Nd is the number of 
diodes used in parallel. The loss due to the junction capacitance can be expressed as: 
(4.11) 
where Cj is the Schottky diode junction capacitance. The total loss in the Schottky diode 
IS now: 
(4.12) 
4.2 Overview of the Losses in the Synchronous Buck Topology 






Figure 4.3: Synchronous buck topology including parasitics 
As shown in Fig. 4.3, the following loss mechanisms can be identified In the 
synchronous buck topology: 
• Main Switch (QI) 
• Conduction Loss 
• Switching Loss 
• Drain to Source Capacitance Loss 
• Gate Dri ve Loss 
• Synchronous Rectifier (Q2) 
• Conduction Loss 
• Switching Loss 
• Body Diode Loss 
• Conduction Loss 
• Reverse Recovery Loss 
• Gate Drive Loss 
• Inductor 
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• Copper Loss 
• Core Loss 
• Resistive Losses on the Circuit Board 
• Input Trace 
• Output Trace 
• Other Traces 
4.2.1 Loss Mechanisms in the Main Switch 
The losses in the main switch can, in the first approximation, be assumed to be 
identical to those in the main switch of the regular buck. Thus, (4.1) through (4.8) can 
readily be applied, and will not be repeated here. Certain fine points concerning the 
difference in losses in the main switch of the regular and the synchronous buck will be 
discussed in more detail in later sections. 
4.2.2 Loss Mechanisms in a Synchronous Switch 
In order to accurately evaluate the losses in the synchronous rectifier as a function of 
frequency, we must take into account conduction loss, switching loss, gate drive loss, 
body diode conduction (dead time) loss, and the body diode reverse recovery loss. 
Conduction loss is given by: 
p = RDSon2 (T) . /2 . D' 
c2 N Lrms 
m2 
(4.13) 
where RDSoll2 is the drain to source on resistance of the synchronous switch, and Nm2 is the 
number of MOSFETs used in parallel. The switching loss consists of the switching loss 
at Q2 turn on: 
45 
p =-t· v '(loUI+ t1101l1).(tfv2+triJ.t, 
son 2 f 2 
(4.14) 
and at Q2 tum off: 
- 1... oul . t . ( M) ( ) P'ofj2 - 2 Vj lout - -2- rv2 + t fi2 t, (4.15) 
where Vris the forward voltage drop of the body diode, Is is the switching frequency, Motif 
is the inductor current ripple, t,"\!2 and tfv2 are the switch voltage rise and fall times, 
respectively, and tri2 and tfi2 and the switch current rise and fall times, respectively. 
Hence, the total switching loss is given by: 
p =p +p 
s2 s0112 soff2 (4.16) 
The gate drive loss can be estimated from the following equation: 
(4.17) 
where VGS2 is the drive voltage, and QG2 is the total gate charge that needs to be supplied 
in order to tum the synchronous PET on. Next, we need to consider the losses associated 
with the body diode. Namely, the body diode will conduct during the dead time between 
the tum off of one MOSPET and the tum on of the other. The loss before QJ turns on is 
given by: 
p -v '(1 _ Moul ).~ 
cbd 1 - j out 2 Ts (4.18) 
while the loss before Q2 tum on is given by: 
P -v (I M out J ld2 cbd2 - f' Ollt +-2- 'r: (4.19) 
where tdJ and td2 are the dead time intervals before QJ and Q2 tum on, respectively, and Ts 
is the switching period. Finally, the loss due to the reverse recovery of the body diode is: 
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Prr = t . I rr max . t b • v'n . j, (4.20) 
where Imnax is the peak reverse recovery current, and tb is the reverse recovery time. 





Synchronous Rectifiers V s. Schottky Diodes in a 
Buck Topology for VRM Applications 
5.1 Efficiency Considerations 
The reasons for operating a VRM DC-DC converter at a high switching frequency 
were thoroughly explained in previous sections. However, since most losses in a 
switching power supply are directly proportional to the switching frequency, increasing 
the switching frequency results in a lower overall module efficiency. But, by now it is 
clear that some efficiency will have to be sacrificed in order to meet the transient 
response requirements in the smallest volume. 
The regular and the synchronous buck topologies, shown in Figs. 5.1(a) and 5.1(b), 
respectively, are identical in every respect except in the implementation of the slave 
switch. A low voltage regular buck uses a Schottky diode (D) as a slave switch. In a 
synchronous buck, the Schottky diode is replaced by an active switch, a low on-resistance 
(RDsoll ) MOSFET, commonly referred to as a synchronous rectifier (SR). 
In conventional low frequency power supply designs, the low RDSoll of the MOSFET 
yields a considerable reduction in the conduction loss in comparison with the fixed 
voltage drop across any diode, even a low voltage Schottky. Thus, MOSFETs are 
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Figure 5.1: a) Regular buck; b) Synchronous buck 
commonly used in place of diodes in order to improve the efficiency of switching 
converters. However, as it was explained earlier, the nature of the application these 
topologies are being considered for dictates moderately high switching frequencies. 
As the switching frequency is raised, the benefit of the SR's low RDSoll is diminished 
by the increase in its frequency dependent switching loss, gate drive loss, and body diode 
loss. In fact, it becomes conceivable that using synchronous rectifiers might not be 
beneficial at all due to the mentioned frequency dependent loss components. 
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Consequently, unusually demanding VRM specifications reqUIre the conventional 
wisdom to be reexamined on a case by case basis in order to arrive at an optimum design. 
Since the regular and the synchronous buck are almost identical in size, optimizing 
the VRM in the two-dimensional size-efficiency plane means choosing the more efficient 
of the two topologies for a particular input voltage, output voltage, load current, and a 
chosen switching frequency. However, in order to choose the right topology, the 
efficiency of both the regular buck and the synchronous buck topology has to be 
accurately calculated over a wide range of load currents and switching frequencies. The 
results of efficiency calculations can then be compared and the more efficient topology 
can be chosen. 
An accurate calculation of the overall circuit efficiency of both topologies is 
important In several ways: first, it determines which topology should be used in a 
particular application; second, it becomes a powerful design tool that can be used to 
optimize future VRMs ahead of time, thus eliminating much of the guesswork and many 
unnecessary redesign attempts; and third, it provides an accurate component level loss 
distribution that allows the designer to immediately identify the dominant loss 
mechanisms. 
During the design process, the component level loss distribution is as important as the 
overall efficiency information. The component level loss distribution provides the 
information needed to properly design all the components and avoid exceeding the rated 
maximum power dissipation for a particular device package. In order to illustrate the 
importance of the last point, let us consider the following situation: A VRM needs to be 
designed for the following specifications: 
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• Vmll=2.0V 
• I Ollf=16A 
• j,=500kHz 
Looking at these requirements, it is impossible to say how many SRs, in sayan SO-8 
package, will be needed in order not to exceed the typical maximum rated dissipation for 
the chosen package (1 W). The component level loss distribution obtained from the 
efficiency calculations can answer this question by providing an estimate of the power 
dissipation in the SR. Based on this estimate, we can determine the number of devices 
that need to be paralleled in order to achieve a reasonable design. This information, in 
turn, leads to a better system level efficiency prediction because the frequency dependent 
SR losses can be accurately taken into account for the proper number of devices. As a 
result, a fair comparison with the competing regular buck topology can be achieved. 
5.1.1 Overview of Previously Published Work 
Numerous attempts have been made in literature to compare the performance of 
synchronous rectifiers and Schottky diodes, primarily in the forward topology. The 
efficiency of Schottky diodes as opposed to synchronous rectifiers in various forward 
topologies has been discussed as a function of the output current and temperature [1], [2], 
and as a function of the input voltage [3] at frequencies below 500 kHz. Some authors 
examined the benefits of replacing Schottky diodes with resonant synchronous rectifiers 
at frequencies up to 20MHz [4]. 
By comparison, very few authors have weighed the advantages and the disadvantages 
of using a synchronous rectifier instead of a Schottky diode in a compact, high 
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performance, high efficiency, high power density, and high current buck converter. An 
effort was made to address this issue in [5]. In [5], the author compares the performance 
of an HDTMOS MOSFET used as a SR and a Schottky diode in a 5V to 3.3V buck 
converter. However, this discussion is limited to output currents below 3A and a single 
operating frequency (not mentioned). Therefore, [5] fails to address the both the load 
current range and the frequency dependent module size issues present in VRM design. 
5.1.2 Schottky Diode Vs. Synchronous Rectifier 
The focus of this chapter is a VRM candidate buck topology with a 5V input and a 
3.1V output (@1O-12A) capable of responding to output current steps with a slew rate 
faster than 35AJ/-ls while maintaining a tight output voltage regulation of ±5% (see Table 
2.1). Fast transient response, low cost, and small size requirements dictate a moderately 
high frequency operation in the megahertz range, while still maintaining high efficiency 
at full load. Obviously, the tradeoff between the performance, the size, and the cost has 
to be considered in order to achieve an optimized design. 
The performance comparison between a Schottky diode and an SR was motivated by 
the Pentium® Pro specs given in Table 2.l. However, anticipating future processor core 
voltage reduction, the analysis in this chapter is extended beyond the current specs, and 
seeks to offer a comprehensive analysis of buck regulators operating from a 5V input. 
Therefore, the performance of a Schottky is compared to the performance of an SR for 
output voltages between l.8V and 3.3V and load currents up to 12A. 
Since the regular and the synchronous buck are identical in every respect except for 
the bottom switch (when operated in the continuous conduction mode, CCM), any 
difference in the overall circuit efficiency must be caused by bottom switch. Therefore, 
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In order to determine which topology is more efficient, it is sufficient to accurately 
account for all the losses in the switches as a function of the switching frequency and the 
output current and compare the results. Still, it is beneficial to go one step further and 
accurately account for all the losses in the circuit in order to estimate the overall circuit 
efficiency and make sure that the module can meet efficiency specs. 
The following assumptions were made in the loss calculations: 
• Vollt=1.8-3.3V. 
• The top switch (Q]) is a P-channel MOSFET identical in both the regular and the 
synchronous buck topology (RDSon=29mQ and Qg=22.5nC @ Vgs=5V). 
• The bottom switch in the regular buck (D) is a low voltage Schottky diode (V FO.3V 
@ 3.0Apk 'Fj=75°C, h(AV)max=3A). 
• The synchronous rectifier (Q2) is an N-channel MOSFET (RDson=18mQ and 
Qg=22.5nC). 
• The output filter is same in both topologies. 
• Switching times for the P-channel MOSFET are tr=20ns, tF30ns; switching times for 
the N-channel MOSFET are tr=15ns, tr=30ns (based on previous experience and 
MOSFET data sheets). 
• The dead-time in the synchronous buck is 60ns (from the IC controller data sheet). 
• The ratio between the average current and the rated current for the MOSFETs and the 
Schottky diode was greater than 0.5 and 0.6, respectively. 
S.l.2.A Loss Evaluation in the Switches 
As previously discussed, the total loss in the top switch, Q], is virtually the same in 
both topologies, and is given by (4.8). The total loss in the Schottky diode and the SR is 
given by (4.12) and (4.21), respectively. Combining (4.8) and (4.12) yields an expression 
for the combined loss in the regular buck switches, Pr: 
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(5.1) 
Similarly, from (4.8) and (4.21) the combined loss in the synchronous buck switches, P" 
can be written as: 
(5.2) 
Equations (5.1) and (5.2) were used to plot P r and Ps as a function of the switching 
frequency with the load current as a parameter. The results are shown in Fig. 5.2. Note 
that in Figs. 5.2-5.4, the first subscript (i) denotes the switching frequency, the second 
subscript (j) denotes the output current, and the third subscript (k) denotes the number of 
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Figure 5.2: Combined loss in the switches for the regular and the 
synchronous buck topologies as a function of the switching frequency for 
IOlJt=lOA, 8A, and 6A (Vin=5.0V, Vout=3.0) 
As one can see from Fig. 5.2, the synchronous rectifier cannot compete with the 
Schottky diode at higher load currents (/0= lOA) and switching frequencies above 
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700kHz. However, at lo=6A, the synchronous rectifier will have superior performance at 
frequencies below 800kHz. Therefore, the Schottky--synchronous rectifier break-even 
point exhibits only a weak dependence on the load current due to a relatively high duty 
ratio and low on-resistance of QI. Still, Fig. 5.2 clearly shows that the Schottky diode 
will have lower losses than the synchronous rectifier in low voltage (3V), high current, 
high frequency applications. 
S.1.2.B Overall Efficiency Calculation 
The next step is to determine what kind of efficiency we can expect. The overall 
efficiency is calculated by taking into account, in addition to loss in the switches, all 
parasitic resistances in the circuit (copper traces and inductor windings) and the loss in 
the magnetics. The output inductor, L, is adjusted to maintain a constant output current 
ripple equal to 20% of the maximum load current at all frequencies. The overall 
efficiency of the circuit is plotted as a function of the switching frequency, J5=0.lMHz-
2MHz, for l()ut=lOA and 6A in Fig. 5.3. 
Since all the losses except for the loss in the switches are, in the first approximation, 
the same, it is not surprising that Fig. 5.3 reinforces the conclusions drawn from Fig. 5.2. 
In addition, Fig. 5.3 shows that with a regular buck we can expect an efficiency better 
than 76% for IOllt=lOA andJs=2MHz. This is about 3% better than what we can get with a 
synchronous rectifier and with additional cost for another active switch and a more 
complex controller. 
The next step is to examine how these two topologies would behave over the full 
range of the output current for three different switching frequencies. The overall circuit 
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Figure 5,3: Overall efficiency of the circuits from Fig, 5,1 as a function of the 
switching frequency for lo1lt=lOA and 6A (Vn=5V, Vma=3,OV), 
500kHz in Fig, 5.4, Atj,=1.5MHz, the synchronous buck is less efficient than the regular 
buck, regardless of the load current. At I o=10A, the regular buck has almost a 3% higher 
overall efficiency than the synchronous buck And, even at !,.=600kHz, the regular buck 
will have a higher efficiency in applications requiring Io'29A, 
Figs, 5.2 - 5.4 can be used to pick the more efficient 5V to 3,3V topology, Still, 
based on Figs, 5.2 - 5.4 one cannot outright say which topology will have a higher 
efficiency when the output voltage or the peak load current are changed, This ultimately 
depends on the particular choice of the input voltage, the output voltage, the output 
current, and component parameters, The results of this study do, however, show that for 
any switching frequency there is an output current for which the regular buck is the 
preferred topology, Similarly, for a particular current level, there is a switching 
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Figure 5.4: Overall efficiency of the circuit as a function of the load current 
for J\=1.5MHz, O.9MHz, and O.5MHz at Vill =5V, VOllt=3.0V 
and a 3V output, the regular buck would definitely be the topology of choice if current 
levels above 6-SA are required. 
S.1.2.C Loss Distribution 
Figures 5.2-5.4 provide very useful system level efficiency trend information. 
However, the equations used to generate these plots can be used to calculate losses at the 
component level. This detailed loss distribution analysis allows us to detect the dominant 
loss mechanism in each circuit. Once the trouble spots have been pinpointed, steps can 
be undertaken to improve the overall efficiency of the circuit. 
In order to gain further insight into the loss distribution as a function of the load 
current and the switching frequency, we generated Tables 5.1-5.6 which provide a 
detailed breakdown of the losses for the regular and the synchronous buck topology. The 
tables were created assuming that the input voltage is 5V, and that the output voltage is 
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2.5Y. Two representative load current levels, 5A and lOA, and two representative 
switching frequencies, 440kHz and 850kHz, were chosen as the comparison basis. 
Tables 5.1 - 5.3 show a breakdown of the losses for the regular buck. For 
convenience and easy comparison, the loss distribution for the synchronous buck, under 
identical operating conditions, is given in Tables 5.4 - 5.6. 
Table 5.1 contains the loss breakdown for QJ of the regular buck. One can 
immediately observe that the switching loss, psqJ, dominates even at 440kHz. In a hard-
switched converter, p sqJ is directly proportional to the PET tum-on and tum-off times. 
These times are a function of the gate charge of the PET and the current capability of the 
gate driver. Thus, a better driver and a faster PET can significantly improve the overall 
efficiency of both topologies. 
The loss distribution for the Schottky diode (D) is shown in Table 5.2. As is to be 
expected, the forward conduction loss, Ped, is dominant. This loss depends on the duty 
ratio and the VI of the diode. Since O.3V Schottky diodes were used, no improvement can 
be achieved with the presently available device technology. 
Table 5.3 compares the loss in QJ and DJ with the total resistive loss (in the copper 
traces and the inductor series resistance), P re.\, in the buck topology. It turns out that the 
resistive loss is almost 1 W, and represents an unacceptably high percentage of the total 
loss. The resistive loss can be reduced by lowering the resistance of the board traces and 
the inductor windings. This will allow us to gain 1 % - 2% in the overall efficiency. 
However, both topologies will benefit equally, so their relative performance will not be 
changed. 
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Table 5.4 shows the losses in Ql of the synchronous buck. Obviously, due to the 
reverse recovery of the body diode of Q2, the losses in QJ of the synchronous buck will 
be slightly higher than those of the Ql of the regular buck (shown in Table 5.1). 
Otherwise, the discussion accompanying Table 5.1 readily applies. 
Table 5.5 shows the loss distribution for the synchronous rectifier Q2. It is interesting 
to note that the dominant losses in Q2 are the conduction loss, Pcq2 , and the body diode 
loss, Pdb (includes reverse recovery and forward conduction losses). Table 5.5 points out 
that even at 440kHz, Pdb is comparable, if not the larger of the two. The body diode 
losses become especially important at high frequency and high current (see f~=850kHz, 
Io=lOA in Table 5.5). 
Though presently available devices offer a very low RDSOII , we can only take 
advantage of it at lower frequencies and load currents. At higher operating frequencies, 
the required brief conduction of the body diode poses a serious limitation to application 
of synchronous rectifiers. Table 5.5 also shows that a FET with a lower body diode 
forward drop and a controller with a shorter dead time would extend the competitiveness 
of the synchronous rectifier to somewhat higher frequencies and load currents. However, 
the body (pn) diode reverse recovery will still be a major limitation. One could try to 
prevent the body diode from conducting appreciable current by placing a small Schottky 
in parallel with the synchronous rectifier. But, then, why use a synchronous rectifier at 
all? At frequencies and load currents of interest, for example, using three Schottky 
diodes instead of two synchronous rectifiers and a Schottky will be cheaper, more 
efficient, and the circuit will be less complex. 
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Finally, in Table 5.6 we have the loss distribution for the synchronous buck topology. 
One will notice that in Tables 5.3 and 5.6 the core loss has been omitted. Since both 
topologies are operating in the CCM, and with a small inductor current ripple, the core 
loss will be negligible in comparison with other losses, and can be omitted. 
5.2 Experimental Verification 
The experimental data was collected on a prototype buck converter. The prototype 
was designed so that it could be configured either as a regular buck or as a synchronous 
buck by simply replacing the Schottky diode with a MOSFET. In this way, both 
topologies are tested using the same board and the same devices, except for the bottom 
switch. Thus, a completely fair efficiency comparison between the two topologies is 
guaranteed. 
The accuracy of our efficiency predictions was verified on the developed prototype 
operating at 440kHz and 850kHz for both topologies. The main switch CQ1) was 
implemented using two P-channel MOSFETs with RDSoll=29mQ and Qg=22.5nC. For the 
regular buck diode we used three 3A Schottky diodes with a forward voltage drop of 
0.3V. The synchronous rectifier was implemented using two N-channel MOSFETs with 
RDsolJ=18mQ and Qg=22.5nC. The ratio between the average current and the rated current 
for the MOSFETs and the Schottky diode was greater than 0.5 and 0.6, respectively. 
Therefore, the performance comparison between the Schottky diode and the SR is 
absolutely fair. 
Loss in };=440kHz h=850kHz 
Ql [W] Io=5A Io=10A Io=5A Io=10A 
Pcql 0.142 0.695 0.160 0.899 
Ps'll 0.568 lA35 1.036 2.681 
Pgql 0.113 0.113 0.2l3 0.213 
P"l (tot) 0.823 2.243 lA08 3.792 
Table 5.1: Loss distribution in QJ of 
the regular buckfor Vo=2.5V 
Loss in h=440kHz j,.=850kHz 
Dl[W] Io=5A Io=lOA Io=5A Io=10A 
Ped 0.548 l.l59 0.501 l.043 
Ph' 0.160 0.165 0.171 0.177 
Pej _10-8 _10-8 _10-8 _10-8 
Pd (tot) 0.708 1.324 0.672 1.220 
Table 5.2: Loss distribution in D J of 
the regular buckfor Vo=2.5V 
Loss in 
regular j,=440kHz h=850kHz 
Buck 
[W] lo=5A 10= lOA lo=5A lo=10A 
P'll OA45 OA50 lAOS 3.792 
P" 0.70S 1.324 0.672 l.220 
Pres 0.237 0.961 0.237 0.961 
PIOtr 1.768 4.528 2.317 5.973 
Table 5.3: Loss distribution in the 
regular buckfor Vo=2.5V 
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Loss in j,=440kHz f,=850kHz 
Ql [W] lo=5A 10=lOA lo=5A lo=10A 
PC'll 0.215 0.S30 0.285 1.106 
Psql 0.570 l.437 l.038 2.678 
Pgql 0.1l3 0.113 0.2l3 0.2l3 
P ,,1 (tot) 0.S98 2.3S0 l.536 3.997 
Table 5.4: Loss distribution in QJ of 
the synchronous buckfor Vo=2.5V 
Loss in j,=440kHz j,=850kHz 
Q2 [W] 10=5 A lo=lOA 10=5A 10=lOA 
Pc'l2 0.096 OA16 0.100 OA89 
Ps'l2 0.033 O.llS 0.060 0.220 
Pgq2 0.113 0.113 0.213 0.213 
Pdb 0.135 0.297 0.255 0.561 
P,,2 (tot) 0.377 0.944 0.628 lA83 
Table 5.5: Loss distribution in DJ of 
the synchronous buckfor Vo=2.5V 
Loss in 
Sync. j,=440kHz j,=S50kHz 
Buck 
[W] 10=5 A lo=lOA lo=5A lo=lOA 
P"l (tot) 0.S9S 2.380 1.536 l.860 
Po2 (tot) 0.377 0.944 0.628 1A83 
Pr (tot) 0.235 0.952 0.235 0.952 
PlOts l.492 4.276 2.399 6A32 
Table 5.6: Loss distribution in the 
synchronous buckfor Vc)=2.5V 
In order to verify the accuracy of efficiency predictions, experimental efficiency data 
was collected for three values of the output voltage at two different switching 
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frequencies. The input voltage was kept at 5V, per Pentium® Pro spec; the three output 
voltages were chosen according to the current and anticipated future Pentium® Pro specs 
to be 3.0V, 2.5V, and 2.0V. Because of the VRM size requirements, two moderately 
high switching frequencies of 440kHz and 850kHz were chosen. 
The predicted and the measured efficiency of the regular buck operating at 440kHz 
and 850kHz are shown in Figs. 5.5 and 5.6, respectively. The same information for the 
synchronous buck is presented in Figs. 5.7 and 5.8, respectively. Figs. 5.5 through 5.8 
include the efficiency data for all three chosen input/output voltage combinations. 
An excellent agreement between the calculated and the measured overall efficiency 
was obtained for load currents above 4A, which was the primary region of interest. At 
lower load currents, a rather large discrepancy of up to 5% can be observed between the 
predicted and the measured efficiency curve. It should be noted that the largest 
discrepancy occurs at the lowest output power level. At this low power level, a small 
absolute difference, on the order of a few tens of milliwatts, between the calculated and 
the measured loss, translates into a large relative error (on the order of several percent) in 
efficiency. While the discrepancy at the light load is larger than desired, it is encouraging 
that the efficiency has consistently been underestimated. 
The experimental results presented in Figs. 5.5 through 5.8 clearly prove that the 
efficiency calculations accurately predict the circuit efficiency over a wide range of load 
currents and switching frequencies. The best accuracy is, at all frequencies, achieved in 
the medium to full load range (4A to lOA). At the light load (OA-4A), the efficiency 
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Figure 5.5: The predicted and the measured efficiency of the regular buck 
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Figure 5.6: Predicted and measured efficiency of a regular buck for 
V11l =5.0V, Vo=2.5V, and 2.0V, ,h=850kHz 
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Figure 5.7: Predicted and measured efficiency of a synchronous buck for 
Vil1 =5.0V, Vo=3.0V, 2.5V, and 2.0V, f.,=440kHz 
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Figure 5.8: The predicted and the measured efficiency of a synchronous 
buckfor Vill =5.0V, Vo=2.5V, and 2.011, !s=850kHz 
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efficiency can fully be trusted to accurately predict the circuit efficiency in future 
designs. As a result, these equations become a powerful optimization tool that should be 
used during the design process to optimize the VRM. Optimizing the circuit parameters 
ahead of time shortens the design-to-market time by eliminating unnecessary design 
iterations. 
As it was pointed out in the preceding paragraphs, the first objective to create a 
trustworthy design tool has been accomplished. Now the attention can be turned back to 
the VRM at hand. The question which topology is best suited for the Pentium Pro 
application still hasn't been answered. However, all the information needed to answer 
this question has already been presented in Figs. 5.5 through 5.8. All that remains to be 
done is to slightly rearrange this information and draw appropriate conclusions. 
Previously collected experimental efficiency data for the regular buck and the 
synchronous buck for Vill=5.0V, Vo=3.0V operating at 440kHz and 850kHz is combined 
in Fig. 5.9. The same information is presented for Vo=2.5V and Vo=2.0V in Figs. 5.10 
and 5.11, respectively. Figs. 5.9 through 5.11 allow a clear and immediate efficiency 
comparison between the two topologies. 
With the output voltage set at 3V (see Fig. 5.9), the duty ratio is above 60%. Since 
the second switch (D 1 or Q2) conducts less then 40% of the time, the advantage of using a 
low on-resistance synchronous rectifier is negated by switching and gate drive losses 
even at 440kHz (see Fig. 5.9). Already at 850 kHz, the regular buck has over 2% higher 
efficiency at Io=10A. Hence, the increased control circuit complexity and the overall cost 
of the synchronous buck topology cannot be justified for this input/output voltage 
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combination. In fact, based on Fig. 5.9, it is clear that the use of the synchronous rectifier 
cannot be justified for any output voltage above 3V. 
Figure 5.10 shows the efficiency comparison between a regular buck and a 
synchronous for Vo=2.5V. As the output voltage migrates to lower levels, the on-time of 
the second switch increases, and it may make more sense to use the low on-resistance 
synchronous rectifier in place of a Schottky diode. However, at Vo=2.5V andh=440kHz, 
the synchronous solution still offers less than 1 % higher efficiency at the maximum load 
current (see Fig. 5.10). The decision then has to be made whether the added circuit 
complexity and the higher cost are a price worth paying for a slight efficiency 
improvement. On the other hand, at the 2.5V output voltage setting and 850kHz 
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Figure 5.9: Efficiency comparison between a regular and a synchronous 
buckfor Vin=5.0V, Vo=3.0V for t=440kHz and 850kHz 
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Figure 5.11 shows the efficiency companson between a regular buck and a 
synchronous for Vo=2.0V. In this case, due to the small duty ratio of the mam switch 
(about 40%), the synchronous topology is more efficient both at 440kHz, and at 850kHz. 
However, at frequencies above 850 kHz or at higher load currents, the regular buck will 
have a higher efficiency. 
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Figure 5.10: Efficiency comparison between a regular and a synchronous 
buck for Vill =5.0V, Vo=2.5V for f,=440kHz and 850kHz 
5.3 On the Accuracy of the Component Level Distribution 
While Figs. 5.5-5.8 show that the overall circuit efficiency of both topologies has 
been accurate, no experimental evidence has as yet been presented to verify that the 
actual component level loss distribution can be trusted. Indeed, it would be very hard to 
separately accurately measure each loss component in the circuit. Part of the reason for 
this is that in order to make the measurement, sense resistor or current probes would have 
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to be inserted in the circuit. Insertion of either of these measurement aids would 
significantly alter the circuit, and void the validity of the measurement. Thus, direct 
experimental evidence of the component level distribution cannot be offered. However, 
the results in Figs. 5.5-5.8 offer indirect proof that the component level distribution given 
in Table 5.1-5.6 is, indeed, valid. Namely, it is conceivable that, for a given input 
voltage, output voltage, and switching frequency, certain losses in the circuit could have 
been overestimated, while others have been underestimated resulting in the correct 
overall circuit efficiency, but in an incorrect component level loss distribution. However, 
if this were the case, once the operating point was changed, this error would show up, and 
the overall circuit efficiency prediction would no longer closely match the measurement. 
Yet, Figs. 5.5-5.8 show that the overall circuit efficiency was accurately predicted over a 
wide range of load currents, for three different output voltages, and for two different 
switching frequencies. Thus, since the accuracy of the overall circuit efficiency was 
unaffected by the change in the operating point, Figs. 5.5 through 5.8 indirectly prove 
that the component level loss distribution given in Tables 5.1-5.6 must be accurate. 
5.4 Conclusion 
We have analyzed a regular and a synchronous buck topology for low voltage, high 
current applications. The analysis, and subsequent experimental verification, showed 
that, for a given input and output voltage, the regular buck always had higher efficiency 
for a certain combination of output current and switching frequency. However, it may 
not always be practical to operate at frequencies at which a diode will offer higher 
efficiency. It turns out that for a 5V input, with presently available device technology, it 
makes sense to use the regular buck for Iollt>6A, fl>850kHz, and D>O.5. Of course, as we 
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decrease D, the efficiency break-even point will move to higher frequency and/or current. 
For example, for D=O.4, the one would use a regular buck above 1.1MHz at 6A. 
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Figure 5.11: Efficiency comparison between a regular and a synchronous 
buck for Vn=5.0V, Vo=2.0V for f~=440kHz and 850kHz 
In the future, improved synchronous rectifiers could extend their competitiveness to 
higher frequencies and load CUlTents. However, they face two inherent drawbacks when 
it comes to high frequency, high current operation: (pn) body diode and required dead 
time. These factors will ultimately impose a limit on the use of synchronous rectifiers at 
high frequencies and currents. 
On the other hand, should the breakdown capability of the 15V Schottky diodes 
(unnecessary for 5V applications) be traded for somewhat lower forward drop, we could 
see the application of the regular buck shift to lower frequency and lower load current. 
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With present technology, higher efficiency and lower overall cost make the regular 
buck the topology of choice in 5V input, 1.8V-3.3V output voltage applications requiring 
high current, fast transient response, and small size. 
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Chapter 6 
High Frequency Synchronous Buck VRM 
In conventional low frequency designs, MOSFETs have been used in place of diodes 
In order to improve the efficiency of switching converters. However, small size 
requirements, encountered in computer systems and portable devices, call for higher 
switching frequencies. As the switching frequency is raised, the benefit of the low 
MOSFET on resistance (RDsoll ) is diminished by the increase in the switching loss, the 
gate drive loss, and the body diode loss. In fact, as it was illustrated in Chapter 5, using 
synchronous rectifiers might not be beneficial at all. With this in mind, "Why bother 
with the synchronous buck at all?" becomes a legitimate question. 
The answer to this question was already offered in Chapter 5. In Chapter 5, it was 
pointed out that a combination of four factors (the input voltage, the output voltage, the 
switching frequency, and the maximum load current) determines which topology, the 
regular or the synchronous buck, will be more efficient. Or, in other words, which 
topology will be more efficient depends on the duty cycle, the load current, and the 
switching frequency. 
In Chapter 5 it was found that if the duty cycle is relatively high (greater than 60%), 
the regular buck is more efficient; if, on the other hand, the duty cycle is relatively low 
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(less than 40%), the synchronous buck tends to be more efficient. Since in some 
applications the VRM has to operate from a relatively high input voltage (12V) and 
produce a relatively low output voltage (1.8V to 3.3V), the synchronous buck VRM 
deserves to be carefully analyzed and optimized. 
An optimized VRM is efficient, compact, inexpensive, and has good load transient 
response. The size and the load transient response requirements dictate a moderately 
high switching frequency. On the other hand, a high switching frequency inevitably 
reduces the overall circuit efficiency. Thus, a compromise between the size, the load 
transient response, and the efficiency needs to be found. 
6.1 Overview of Previously Published Work 
The obvious way to operate a converter efficiently at a high switching frequency is to 
minimize the losses proportional to the switching frequency by any means available. 
Examples of such attempts are found in literature. For instance, in order to deal with the 
switching loss in a buck topology operating at a high switching frequency, some authors 
have proposed an adaptive dead time control algorithm [6], variable frequency operation 
[7], and hybrid control [8]. All three proposed algorithms share a common shortcoming 
in the context of the VRM-they require fairly complex additional hardware, and thereby 
increase the overall size and cost of the converter. In addition, all three works 
concentrate on optimizing the dead time and the converter efficiency for load currents 
(Iout:S;4A) three times smaller than required by the Pentium® Pro spec (Iout:S;12A) given in 
Table 2.1. 
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6.2 Overview of the Proposed Approach 
The philosophy advocated in this chapter IS diametrically opposite to what was 
presented in the referenced works. Instead of a priori using cumbersome and expensive 
additional hardware and complicated control methods, we have chosen to use a simple, 
cost effective control algorithm and push it to the limit. Only when it is proven that this 
algorithm cannot meet the specifications with the presently available technology, only 
then does it become warranted for it to be discarded in favor of more complicated and 
more expensive algorithms. 
The basic approach that will be used throughout this chapter is to use a very simple 
voltage mode control algorithm and push it to the limit. Therefore, we have chosen to 
operate with a fixed switching frequency in the megahertz range to maintain a small size 
while preserving high efficiency at full load. Furthermore, we have chosen to perform 
hard switching and keep dead time delays fixed. In order to minimize losses in the 
switches under these conditions, the gate drive circuit should reduce the body diode 
conduction time to a minimum while still avoiding cross conduction and achieving the 
fastest possible switching speed. 
6.3 Existing Controllers 
Based on component data sheets and the observed circuit operation, the loss 
distribution in a synchronous buck converter was accurately calculated in Chapter 5. The 
goal was to identify dominant loss mechanisms in order to understand what can be done 
to improve the design and optimize the synchronous buck topology for high frequency 
operation. The results of the loss distribution analysis were reported in Tables 5.3 
through 5.6. Of particular interest at this time is Table 5.5 (reprinted here for 
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convemence as Table 6.1) which gIves the loss distribution In the SR itself for the 
following circuit parameters and test conditions: 
• V il1=5V. 
• Vout=2.5V. 
• The Top switch (Q}) IS a P-channel MOSFET (RDSon=29mQ and Qg=22.5nC @ 
Vgs=5V). 
• The synchronous rectifier (Q2) IS an N-channel MOSFET (RDSoll=18mQ and 
Qg=22.5nC @ Vgs=5V). 
• Dead time for synchronous buck is 60ns (observed on the actual circuit). 
Loss in Q2 h,=440kHz f~=850kHz 
[W] Io=5A lo=lOA Io=5A 10=10 
Pcq2 0.096 0.416 0.100 0.489 
P sq2 0.033 0.118 0.060 0.220 
Pgq2 0.113 0.113 0.213 0.213 
Pdb 0.135 0.297 0.255 0.561 
Pq2 (total) 0.377 0.944 0.628 1.483 
Table 6.1: Loss distribution in Q2 of the synchronous bllckfor Vin=5.0V, 
Vo=2.5V 
From Table 6.1 we can immediately notice that body diode loss dominates at higher 
frequencies. In order to emphasize this point, the equations used to create Table 6.1 were 
used to plot the total loss in the SR, along with all of its loss components and the total 
loss in the Schottky diode Fig. 6.1 as a function of the load current for a switching 
frequency of 850kHz. In Fig. 6.2, we have plotted the SR loss distribution as a function 
of the switching frequency for a load current of lOA. In both cases, the loss in the body 
diode significantly contributes to the overall loss. Therefore, reducing body diode losses 
could significantly improve the overall circuit efficiency. 
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Figure 6.2: Loss distribution in the SR as afunction of the switching 
frequency for Io=lOA 
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Extensive body diode losses encountered on the existing prototype called for a closer 
scrutiny of the gate drive signals being provided by the Siliconix Si9140 control Ie being 
used. The Si9140 was chosen because of its performance characteristics, its ability to 
operate at switching frequencies above IMHz, and its availability in the low profile, 
TSSOP-16, surface mount package. 
Typical synchronous buck waveforms when operating at!s=O.85MHz are presented in 
Figs. 6.3-6.5. The upper trace in Fig. 6.3 is the phase node voltage, while the lower two 
traces are the PET gate voltages. Looking at the phase node voltage (top trace in Fig. 
6.3) we can immediately notice rather long body diode conduction periods (circled). 
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Figure 6.3: Typical Si9140DB waveforms (top to bottom): phase node, 
Vg], and Vg2 
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Furthermore, displayed waveforms show that it takes -37ns to tum off the main switch. 
In order to examine these waveforms in more detail, we expanded the time scale of 
Fig. 6.3 to show the tum on and tum off transitions of QJ in Figs. 6.4 and 6.5, 
respectively. In Fig. 6.4, a 60ns dead time is clearly visible before the main switch turns 
on. Fig. 6.5 shows that the tum off time of QJ is -40ns -- too slow for high frequency 
operation. It is also interesting to note that while the controller maintains a 70ns delay 
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Figure 6.4: Si9140DB dead time before the main switch turns on; 
waveforms shown (top to bottom): phase node, VgJ, and Vg2 
between initiating the tum off of QJ and initiating the tum on of Q2 (see Fig. 6.4), this 
large dead time cannot be observed in the phase node waveform due to the very slow rise 
of V gJ . However, these waveforms were taken during light load operation to qualitatively 
demonstrate some of the salient features of circuit operation. At or near full load the 
circuit achieves the following: 
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Figure 6.5: Si9140DB dead time before the SR turns on; waveforms 
shown (top to bottom): phase node, Vg ], and Vg2 
• Switching times for QJ (P-channel MOSFET) are t,=20ns, tF30ns. 
• Switching times for Q2 (N-channel MOSFET) are tr=15ns, tF30ns. 
• Dead time for synchronous buck is 60ns at phase node transitions. 
Based on the waveforms presented in Figs. 6.3-6.5, it is clear that there are several 
modifications that can be made in order to improve overall circuit efficiency when the 
converter is operated with a fixed switching frequency: 
1. Replace the P-channel main switch with a lower on resistance, faster N-
channel MOSFET. 
2. Improve the switching speed. 
3. Reduce body diode conduction to a minimum. 
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If we can achieve a very fast switching time and very short (ideally zero) body diode 
conduction, we will have done the best we could with a fixed frequency, hard switched 
synchronous buck topology. Thus, we set out to calculate what is the best efficiency we 
could expect from a fully optimized, hard switched buck topology with a fixed dead time. 
Because of the demand for VRM with a 12V input, in this chapter we will calculate 
the overall circuit efficiency of a synchronous buck converter shown in Fig. 6.6 as a 
function of the load current and the switching frequency with dead time as a parameter. 
0 1 
Vx LI Vo - l1'OUI 'L 
°2 O2 COUI RL 
Figure 6.6: Synchronous buck converter with independent dead time 
control for both switches 
The output voltage range of interest is between 1.8 and 3.3V, and the maximum load 
current is 12A. The goal is to predict the overall efficiency degradation due to the 
conduction of the synchronous rectifier (SR) body diode D2, and calculate the maximum 
achievable overall circuit efficiency if these losses can be eliminated. Therefore, the SR 
losses are reviewed in Section 6.4, and various loss components and mechanisms are 
identified. Sections 6.5 and 6.6 discuss the efficiency degradation due to the SR body 
diode conduction before the main switch turns on for two possible modes of converter 
operation. The efficiency degradation due to the SR body diode conduction after the 
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main switch turns off is calculated in Section 6.7. Results from Sections 6.5,6.6, and 6.7 
are combined in Section 6.S to show the full effect of the SR body diode conduction on 
the efficiency of a synchronous buck converter. Experimental results and conclusions are 
given in Sections 6.S and 6.9, respectively. 
6.4 Overview of the Synchronous Rectifier Loss 
The loss in the synchronous rectifier can be expressed as: 
(6.1) 
where Pc is the conduction loss, Ps is the switching loss, Pg is the gate drive loss, and PBD 
is the body diode loss. In (6.1), only PBD is a function of the dead time. Since our goal is 
to determine the effect of dead time delays on the efficiency of a synchronous buck 
converter, we will concentrate on this loss component. 
The gate drive, the inductor current, and the SR body diode current waveforms for the 
circuit in Fig. 6.6 are shown in Fig. 6.7. In every switching period, there are two dead 
time intervals, td] and td2. The first interval, td], occurs at t] (see Fig. 6.7), when the SR 
turns off. Since the SR is a current bi-directional switch, the inductor current at t1 can be 
either positive or negative with respect to the reference direction shown in Fig. 6.6 (see 
Figs. 6.7b and 6.7d). If lout ~ t:..h the inductor current at t] will be positive (Fig. 6.7b), and 
2 
the diode will tum on to provide a return path for the inductor current. We will call this 
mode of operation mode 1. If, on the other hand, lout < t:..h , the inductor current at t] will 
2 
be negative (see Fig. 6.7d) and the diode will not tum on. Instead, the inductor current 
will charge and discharge the drain to source capacitance of the SR and the main switch, 
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Figure 6.7: Synchronous buck converter waveforms: a) gate drive signals 
for QJ and Q2, b) inductor current in mode 1, c) SR body diode current in 
mode 1, d) inductor current in mode 2, and e) SR body diode current in 
mode 2 
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mode 2. Although a synchronous buck converter always operates in the continuous 
conduction mode (CCM), as the waveforms in Fig. 6.7 indicate, mode 1 and mode 2 are 
very different from the efficiency standpoint and merit separate careful investigation. 
The second dead time interval, td2, occurs at a time t3. At t3, the main switch turns off 
and allows the diode D2 (the body diode of the SR or an external Schottky diode) to 
conduct until the SR turns on at t4 (see Fig. 6.7). 
The SR body diode will produce losses during the two dead time intervals, tdl and td2. 
Therefore, we can express PED as: 
PBD = ~dl + ~d2 (6.2) 
where P tdl is the total body diode loss during tdl, and P td2 is the total body diode loss 
during td2. 
6.5 Effect of tdl on the Synchronous Buck Efficiency in Mode 1 
At t=tl, the SR is turned off and the SR body diode D2 turns on to provide a return 
path for the inductor current (see Figs. 6.7b and 6.7c). When QJ turns on at t2, the 
forward biased body diode sees a reverse voltage equal to the input voltage. Since the SR 
body diode is a regular p-n diode, it cannot tum off instantaneously due to the stored 
minority carrier charge. The reverse recovery current spike caused by the removal of the 
stored charge can be quite large. It can, therefore, be a source of a significant additional 
loss in both the SR and the main switch. Thus, Ptdl is given by: 
(6.3) 
where Pail is the body diode conduction loss during td]' and P rr is the loss caused by the 
body diode reverse recovery at the end of tdl. 
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6.5.1 Overall Efficiency Degradation Due to the Body Diode Conduction During tdJ 
(mode 1) 
After the SR turns off at tJ, the body diode will conduct for a time td] before the main 
switch turns on at t2. During this time, the diode conducts the full inductor current equal 
to lout _1'1.J,L. Hence, the body diode conduction loss can be expressed as: 
(6.4) 
where Vj is the diode forward voltage drop, !1h is the inductor current ripple, andfv is the 
switching frequency. Clearly, in order to minimize PedJ , we must minimize tdJ. The next 
step is to determine the impact of Ped] on the overall converter efficiency. Therefore, we 
will define the efficiency degradation due to the body diode conduction during td], !1rJcd], 
in the following way: 
(6.5) 






• The top switch (QJ) IS an N-channel MOSFET (RDSoll=20mQ and Qg=15nC @ 
Vgs=5V). 
• The synchronous rectifier (Q2) is an N-channel MOSFET (RDSol1=16mQ and Qg=18nC 
@ Vgs=5V). 
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• Switching times for QJ are ton<8ns, to.u<9ns; switching times for the SR are ton<8ns, 
toff<6ns (based on previous experience and MOSFET data sheets). 
In Fig. 6.8 we plotted l11]cdJ as a function of the load current with tdJ as a parameter 
(td2=const.=lOns). Fig. 6.8 shows that by reducing tdJ from 60ns down to IOns (while 
























Figure 6.8: The overall efficiency degradation due to the conduction of 
D2 as afunction of the load current for tdJ=10ns-60ns (Vin=12V, 
Vollt=3.3V, f~=lMHz, td2=10ns) 
load (12A). Hence, in mode 1, tdJ should be as short as possible in order to minimize 
l11]cdJ, and, in tum, maximize the efficiency of a synchronous buck converter. 
6.5.2 Overall Efficiency Degradation Due to the Body Diode Reverse Recovery 
During tdJ (mode 1) 
Assuming the converter operates in mode 1, the body diode will tum on and conduct 
during the interval tdJ (see Fig. 6.7c). When the SR body diode turns off at t2, two kinds 
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of losses associated with its reverse recovery can be identified: the loss in the diode itself, 
and the loss in the main switch due to the reverse recovery spike. The additional loss in 
the main switch will only be present if the parasitic inductance of the loop formed by Vin, 
Ql, and Q2 (see Fig. 6.6) is small enough to allow the reverse recovery current to reach its 
peak before the voltage across Ql has dropped. In this case, the turn on switching loss of 
the main PET will increase significantly. If, on the other hand, the parasitic inductance of 
the Vin-QI-Q2 loop is large enough, Ql will be able to turn on before any appreciable 
reverse recovery current can build up. Hence, the loss in the main switch will be 
unaffected by the reverse recovery of the body diode. 
Regardless of whether the loss in the main switch is increased or not, the loss in the 
body diode due to its reverse recovery will always be present. Since the typical turn on 
time of the FET, tOil' is much shorter than the typical recovery time of the diode, tr (see 
Fig. 6.7c), the PET will turn on while the peak reverse recovery current is flowing 
through the diode. Thus, the reverse recovery loss in the body diode can be 
approximated by: 
Prr = t . Vin • I rr • t r • Is (6.6) 
where Irr is the peak reverse recovery current, and tr is the recovery time of the body di-
ode (see Fig. 6.7c). We can now define the total efficiency degradation due to the reverse 
recovery of the body diode, tlr}rr, in the following way: 
(6.7) 
where tlPSQ1 is the increase in the switching loss of the main FET due to the reverse 
recovery spike. 
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Based on our measurements and the assumptions made in Section 6.4, we calculated 
L11Jrr and plotted it as a function of the load current with tdJ as a parameter 
(td2=const.=lOns) in Fig. 6.9. It is important to notice that, for a fixed load current, the 
magnitude of the peak reverse recovery current decreases as the dead time is decreased. 
In fact, at tdJ=10ns, we were unable to measure any significant reverse recovery current. 
This reduction in the reverse recovery current can be explained by the extremely short 
time «60ns) during which the diode is allowed to conduct. Since the diode cannot reach 
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Figure 6.9: The overall efficiency degradation due to the reverse recovery 
of D2 as a function of the load currentfor tdJ=10ns-60ns (Vin =12V, 
Vout=3.3V, !s=1 MHz, td2=10ns) 
the steady state. Thus, when the diode turns off, less charge needs to be removed 
resulting in a reduced reverse recovery spike and a reduced power loss. Therefore, it is 
important to minimize the body diode conduction time in order to reduce the reverse 
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recovery loss. In fact, the efficiency of a synchronous buck converter can be improved 
by over 1.5% when a portion of the reverse recovery loss is eliminated by reducing tdl 
from 60ns to IOns. 
6.5.3 Overall Efficiency Degradation Due to the Body Diode Conduction and 
Reverse Recovery During tdl (mode 1) 
In the preceding two sections, we have separately examined the two loss components 
associated with tdl in mode 1: body diode conduction and body diode reverse recovery. 
Comparing the efficiency degradation due to these effects (see Figs. 6.8 and 6.9), one can 
conclude that the latter is more significant for the chosen inductor current ripple. The full 
effect of td] on the converter efficiency is, however, obtained when these two effects are 
combined. Hence, we will define the total efficiency degradation due to tdl, /).1]tdl, in the 
following way: 
(6.8) 
Fig. 6.10 shows a plot of /).1]ldl as a function of the load current with tdl as a parameter 
(td2=const=lOns). Since both /).1]cdl and /).1]rr are reduced by shortening tdl, it follows 
from (6.8) that /).1]ldl is also reduced by minimizing tdl. The reduction of tdl from 60ns to 
IOns yields an overall synchronous buck efficiency improvement of approximately 2.5% 
6.6 Effect of tdJ on the Synchronous Buck Efficiency in mode 2 
If the converter operates in mode 2, the inductor current has reversed its direction 
when the SR turns off at t] (see Figs. 6.2d and 6.2e). Consequently, the body diode 
cannot tum on. Instead, the inductor current simultaneously charges the parasitic drain to 
source capacitance of the SR and discharges the drain to source capacitance of the main 
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Figure 6.10: The overall efficiency degradation due to the conduction and 
the reverse recovery of D2 as a function of tlle load current for td/=l Ons-
60ns (V'Il=12V, Vout=3.3V,!s=lMHz, td2=10ns) 
Ql remains turned off. Ideally, we would like QJ to tum on exactly when Vx reaches the 
input voltage. Unfortunately, the minimum possible dead time that is optimum in mode 1 
will not be sufficient to achieve full soft tum on of Ql. 
Since the body diode does not tum on during tdJ in mode 2, it cannot produce any 
losses during this interval. Therefore, 
~dl =0 (6.9) 
as shown in Figs. 6.8, 6.9, and 6.10 (for I out<4A). 
Since Prdl is zero in mode 2, we can increase tcll to achieve full soft tum on of the 
main switch, thereby increasing the efficiency of the converter. However, if we increase 
the dead time too much, Vr can exceed V'1l during tcll and the body diode of the main FET 
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turns on. In this situation, the benefit of the soft tum on of Q1 IS reduced by the 
conduction loss of D 1. 
Having a fixed td1, we cannot simultaneously optimize the converter for operation in 
both mode 1 and mode 2. However, our analysis has shown that the efficiency 
degradation at full load due to the unnecessarily long tdJ is far greater than the efficiency 
improvement achieved due to the soft switching at light load. Therefore, the best overall 
synchronous buck efficiency over the entire load range is achieved with the minimum 
possible td1. 
6.7 Effect of td2 on the Synchronous Buck Efficiency 
During the interval tdJ, the reverse recovery of the SR body diode was the dominant 
loss mechanism. On the other hand, during td2, the reverse recovery will not be a 
problem. When the SR turns on at t4, it softly takes over the current from the body diode. 
The voltage across the body diode remains positive, but smaller than the diode forward 
voltage. Thus, the diode is forced to tum off. However, since no reverse voltage is 
applied across the diode, it turns off without any reverse recovery taking place. 
Therefore, the only loss associated with the dead time interval td2 is the body diode 
conduction loss. We can write: 
(6.10) 
where Pld2 is the total body diode loss during td2, and Pcd2 is the body diode conduction 
loss during td2. P cd2 can now be expressed as: 
(6.11) 
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As we can see from (6.11), Pcd2 is directly proportional to the output current and the 
output current ripple. Clearly, the larger the output current and the larger the ripple, the 
more critical it becomes to keep td2 as small as possible. Although there is no reverse 
recovery loss during td2, the effect of Pcd2 on the overall converter efficiency is quite 
detrimental since the diode has to conduct the output current plus half the ripple current 
(see Fig. 6.7). In order to quantify this effect, we will define the overall efficiency 
degradation due to td2, i'J.1]td2, in the following way: 
i'J. - ~d2 








0.5 <> <> <> <> 
0 




I - (u=IOlb. t,l2=60ns I 
I-*- t,u=1011S, td,=~ons I 
I -()- Id/=lUH-':) t(t:=jHn~ I 
<> <> <> <> 
8 10 12 
Figure 6.11: The overall efficiency degradation due to the conduction of 




Under the assumptions made in Section 6.4, the maximum load current is l2A, and 
the inductor current ripple is 7.6A. At full load, the dominant factor in (6.11) is the 
output current. However, at light load, Pcd2 is dominated by the ripple current. In Fig. 
6.11, L'l T/td2 is plotted as a function of the load current with td2 as a parameter 
(tdl=const.=lOns). Fig. 6.11 shows that while it is important to keep td2 small over the 
entire load current range of a fixed frequency, hard-switched converter, it is critical to 
keep it as small as possible at a very light load. If we can reduce td2 from 60ns down to 
IOns, we will improve the overall synchronous buck efficiency by over 3.5% at light load 
(lA) and by over 1.2% at full load (12A). 
6.8 Effect of tdJ and td2 on the Synchronous Buck Efficiency 
Based on our previous discussion, we can combine the efficiency degradation effects 
of tdl and td2. Therefore, we will define L'l T/td, the overall converter efficiency degradation 
due to both dead time intervals, in the following way: 
(6.13) 
We can now get the complete picture of efficiency degradation for any combination of tdl 
and td2. 
First, we can keep td2=lOns (constant) and increase tdl from IOns to 60ns. For this 
combination of tdl and td2, L'lT/td is plotted as a function of the load current in Fig. 6.12. 
When the converter is operating in mode 2, which in this particular case happens for 
Iol/t<4A, Ptdl is zero. Hence, any efficiency degradation in this region is due to P td2 . 
However, since td2 is only IOns, this degradation will be rather small. On the other hand, 
once the converter enters mode 1, Ptdl starts to increase (see Fig. 6.10) and quickly 
becomes the dominant factor (see Figs. 6.10, 6.11, and 6.12). 
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The effect of increasing td2 while td] is kept constant is shown in Fig. 6.13. Since td] 
IS very small, the efficiency degradation it introduces in this case can be neglected. 
Therefore, efficiency degradation over the entire load current range is due to td2. 
Comparing the efficiency degradation curves in Figs. 6.12 and 6.13, we can immediately 
note that it is equally important to minimize both td] and td2 in a fixed frequency, hard-
switched synchronous buck converter. 
In our calculations and subsequent experimental verification, we were able to change 
td] and td2 independently. However, a commercial controller does not provide this lUXury. 
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Figure 6.12: The overall efficiency degradation as a function of the load 
currentfor td]=lOns-60ns, td2=lOns, (Vill =12V, Vmtl=3.3V,is=lMHz) 
the price you pay for a long dead time is even worse than what Figs. 6.12 and 6.13 
predict. The overall efficiency degradation as a function of the load current for td]=td2 
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varied from IOns to 60ns is given in Fig. 6.14 (Vin=12V, Vout=3.3V,!s=lMHz). Fig. 6.14 
shows that by reducing tdJ and td2 from 60ns to IOns in a fixed frequency, hard-switched, 
synchronous buck converter, we can improve both the full load (l2A) and the light load 
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Figure 6.13: The overall efficiency degradation as a function of the load 
current for td2=10ns-60ns, tdJ=10ns, Vin =12V, VOlIt=3.3V, !s=lMHz 
If we compare the results in Figs. 6.8 and 6.11, we will notice that the loss due to the 
body diode conduction during td2 is much larger than during tdJ. This ratio will, however, 
depend on the size of the inductor current ripple. Namely, when the ripple is increased, 
Pcd2 becomes larger and PedJ becomes smaller. The total body diode conduction loss due 
to tdJ and td2, Prd, can be expressed by: 
(6.14) 
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If tdl=td2, as is usually the case, Ped will be independent of the inductor current ripple. 
This should be taken into account when choosing the value of the inductor current ripple. 
The results presented in Fig. 6.14 demonstrate that by precise gate drive timing the 
overall circuit efficiency can be improved by 4%. However, even after an extensive data 
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Figure 6.14: The overall efficiency degradation due to tdJ =td2 varied from 
IOns to 60ns as afunction of the load current (Vin =12V, VOIII=3.3V, 
j,=IMHz) 
capability with a minimum dead time of less than about 50-60ns is not commercially 
available. Thus, in order to optimize the synchronous buck for high frequency operation, 
it was necessary to develop a gate drive circuit that will achieve IOns dead times and 
have adequate drive capability for sub IOns switching times. 
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6.9 New High Performance Gate Drive Circuit 
The lack of a standard Ie suitable for use in high frequency, high power density 
applications prompted us to develop a new gate drive circuit that provides a much shorter 
dead time. In order to study the effects of each dead time delay on the converter 
efficiency, we made it possible to independently adjust the tum on delay for each PET. 
This feature allowed us to experimentally verify theoretical predictions and investigate 
what is the highest efficiency we can achieve with a fixed frequency and a fixed dead 
time synchronous buck converter at high frequency. 
The new drive circuit, shown in Fig. 6.15, was used to control a high efficiency 
prototype buck converter shown in Fig. 6.6. Feedback from the power MOSFET gate VgJ 
to the input of the NOR2 logic gate provides shoot-through protection at SR tum on. If 
this feedback is not enough to insure that no cross-conduction occurs, the delay network 
RdJ-CdJ can be used to introduce an additional delay before QJ turns on. The delay 







Figure 6.15: High performance gate drive with independently adjustable 
dead times 
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As in the case of SR tum on, feedback from the power MOSFET gate Vg2 to the input 
of the NOR] logic gate provides shoot-through protection at S] tum on. Similarly, the 
delay network RdrCd2 allows us to adjust the delay before Q2 turns on. Hence, with this 
circuit, we have achieved independent dead time control down to less than IOns. The key 
to achieving tr IOns was the fast logic (NOR], NOR2). Independent control of the delay 
before each switch turns on allows us to optimize each delay separately to achieve 
maximum efficiency. Adequate drive capability for sub lOns switching is provided by 
the high current capability bipolar output stage. 
The prototype achieves a minimum dead time of lOns and adequate switching speed 
for lMHz operation. The converter is operated with a l2V input voltage, a 3.3V output 
voltage, and with a load current of up to l2A. 
6.10 Experimental Verification 
In order to verify our calculations and predictions, we built a synchronous buck 
converter using surface mount components, and operated it according to the assumptions 
given in Section 6.4. 
The predicted and the measured synchronous buck efficiency, as a function of the 
load current for two values of td] (lOns and 60ns) with td2=const.=lOns (Vin=12V, 
VO[i/=3.3V,is=lMHz), are shown in Figs. 6.16 and 6.17, respectively. Figs. 6.16 and 6.17 
show the excellent agreement between the measured and the calculated results over the 
entire load current range. 
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Figure 6.16: Measured and calculated overall synchronous buck 
efficiency for tdl=td2=10ns (Vill =12V, Vout=3.3V, fs=1MHz) 
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Figure 6.17: Measured and calculated overall synchron.ous buck 














""- ----::::: r------' 11----- ----
87.0% ~ -= 
1"-__ -::& 
~ 
~ // --r--:::-- ------ l-------lIIl! 2..... 86.0% r-----------
>. 
# V -r----e.-------r-----. () c 85.0% 
~. ------. (J) '13 
~ 84.0% 
~ W 







2 4 6 8 10 12 
-t.r-td1=10ns 83.751% 87.330% 88.468% 88.636% 88.043% 87.253% 
-.td1=20ns 84.128% 87.312% 87.898% 87.734% 87.126% 86.215% 
",,*-td1=40ns 83.959% 87.511% 87.334% 86.775% 86.025% 84.946% 
..... td1=60ns 83.278% 86.963% 86.740% 86.197% 85.359% 84.506% 
lout [A] 
Figure 6.18: The measured overall synchronous buck efficiency for 
tdl=10-60ns, td2=10ns (Vill=12V, VOlll=3.3V, j,=lMHz) 
Fig. 6.18 shows measured efficiency data for several values of tdl combined in one 
plot to clearly show the effects we discussed in previous sections. First, we notice the 
efficiency degradation at full load due to the increase of tdl. The efficiency degradation is 
evident throughout mode 1 operation (/out>4A). However, as we enter mode 2 (/out<4A) 
the efficiency increases slightly as tdl is increased due to the soft tum on of QI. When the 
dead time becomes too long (tdl=60ns), the benefit of the soft switching is offset by the 
conduction loss of the diode DI. 
6.11 Conclusion 
We have analyzed the effect of two dead time intervals, tdl and td2, on the 
synchronous buck efficiency. It was found that each interval contributes approximately 
half of the efficiency degradation. However, the loss mechanisms are different. During 
tdl, the dominant loss component is the reverse recovery of the SR body diode. The loss 
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due to the conduction of the body diode is, in this case, small because the diode carries 
the inductor current minus one-half of the inductor ripple current. On the other hand, 
during td2, the SR body diode carries the load current plus one-half of the inductor current 
ripple. Therefore, the conduction loss is significant during this interval. Our calculations 
have shown that it is important to minimize tdJ to reduce the body diode reverse recovery 
loss, and that it is important to minimize td2 to reduce the body diode conduction loss. 
Consequently, the best overall efficiency is achieved when both tdJ and td2 are minimized. 
The SR body diode conduction loss during both intervals depends on the magnitude 
of the inductor current ripple. When the ripple is increased, P,d2 increases and PedJ 
decreases. Interestingly enough, if tdl=td2, their sum remains constant. However, the 
overall efficiency degradation due to the SR body diode conduction is not independent of 
the inductor current ripple. Namely, the loss due to the body diode reverserecovery, 
dominant during tdl, will depend on the magnitude of the ripple current. The larger the 
ripple, the smaller the forward current through the diode D2 will be when it starts to tum 
off at t2. Consequently, less minority carrier charge will be stored, the reverse recovery 
spike will be smaller, and the overall efficiency degradation will be reduced. Therefore, 
the efficiency degradation due to the SR body diode conduction decreases when the 
inductor current ripple increases. Unfortunately, a large inductor current ripple will 
increase losses in other parts of the circuit. This trade-off needs to be taken into 
consideration. 
The efficiency calculations predicted that synchronous buck efficiency could be 
improved by over 3.5% by eliminating unnecessary body diode conduction. On the basis 
of this analysis, a highly efficient, fixed frequency, IMHz synchronous buck converter 
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has been realized by implementing a gate drive that allows less than IOns dead time and 
achieves fast switching speed. Theoretical predictions have been fully verified on the 
developed prototype. The overall efficiency of over 87.2% for Vin=12V and Vo=3.3V has 
been achieved at IOllt=12A andjl·=IMHz. 
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Chapter 7 
Optimizing the Voltage Mode Control Loop of a 
Buck Converter for Point-of-Load 
Microprocessor Applications 
7.1 Introduction 
The demand for faster, more powerful computers keeps pushing mIcroprocessor 
manufacturers to pack more computational power and more features into each new 
generation of microprocessors. As a result, the power requirements of a microprocessor, 
as well as the on-chip power dissipation, have steadily been increasing. As this trend 
continued, adequate cooling of the processor, and the entire system, became an issue. In 
order to deal with the on-chip power dissipation, the processor core logic supply voltage 
had to be lowered. A lower core logic operating voltage reduces the processor power 
requirements providing the clock frequency remains unchanged. In other words, for a 
given power dissipation, a processor with a lower core logic operating voltage can run at 
a higher clock frequency. Hence, it is quite clear that future high performance 
microprocessors will continue to migrate to lower core supply voltages and higher 
operating currents making power distribution and delivery increasingly difficult. 
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As the processor core logic supply voltage is reduced, more precise signal voltage 
levels are required to insure error-free operation. Under the circumstances, 
microprocessor manufacturers have had to impose very stringent requirements on both 
the static and the transient output voltage regulation of the point-of-load modules 
powering the CPU. A portion of the latest Pentium III VRM electrical specifications is 
given in Table 7.1 [11]. Meeting these specs requires careful optimization of both the 
power stage and the control loop. This paper will focus on the design and optimization of 
the voltage mode control loop. An optimized control loop can save microfarads of output 
capacitance, thus reducing the size and the cost of the point-of-Ioad module. 
One way to approach the loop design of a point-of-load module is to use SPICE to 
simulate the entire circuit. However, this process is time consuming, and yields little 
insight into which circuit parameters need to be changed to improve the transient 
response of the converter. An alternative to "brute force" simulation, as it was pointed 
out in [12], [13] and [14], is the design oriented approach that uses the output impedance 
of the converter to predict its transient response. This approach was used in [14] to 
optimize the load transient response of a synchronous buck converter designed to meet 
the Pentium II VRM specifications. 
In [14] the authors propose the use of constant off-time current mode control. This 
control method inherently offers attractive features like the relative ease of closing the 
loop and the information about the load current that can be used to achieve the ideal load 
transient response by offsetting the nominal output voltage depending on the load current. 
Another control method suitable for microprocessor power applications is summing mode 
control proposed in [15]. Summing mode control is similar to typical current mode 
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control methods, but is claimed to have a much higher bandwidth, and thus a better 
transient response. While current mode control schemes advocated in [12], [14] and [15] 
demonstrate good transient response, it comes at the expense of reduced efficiency. A 
7mQ current sensing resistor will reduce the efficiency of the module by 2-3% depending 







Parameter f.lP frequency Min Typ Max 
(MHz) 
V cc for f.lP core 2.0 
Static tolerance at 
VRM pins on system (K) 450-500 -0.060 0.070 
board 
Transient tolerance at 
VRM pins on system -0.130 0.130 
board 
Current for Vcccore 
(K) 450 14.5 
(K) 500 16.1 
Icc for Stop-Grant 
0.8 
Vcccore 
Icc slew rate 20 









In this chapter, we will demonstrate how to use the closed loop output impedance of a 
buck converter to design and optimize a voltage mode control loop that will achieve a 
transient response similar to the ones reported in [14] and [15] without sacrificing 
efficiency. This loop design method eliminates the need for time-consuming simulation 
of the entire circuit and offers direct insight into where the compensation poles and zeros 
need to be placed to achieve the desired transient response. In addition, we will be able 
to derive a simple formula that accurately predicts the peak output voltage deviation due 
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to a load current transient as a function of the output capacitance and the loop gam 
crossover frequency. 
The voltage mode control loop will be optimized for a 12V to 2.0V synchronous buck 
converter intended to meet the specifications set forth in [11]. An overview of the buck 
converter transient response in given in Section 7.2. Section 7.3 examines the 
conventional voltage mode loop design. Section 7.4 introduces the concept of optimum 
transient response, and Section 7.5 explains how to achieve it with voltage mode control. 
Sections 7.6 and 7.7 are devoted to transient response simulation and peak output voltage 
determination, respectively. Experimental results are presented in Section 7.8, and 
conclusions in Section 7.9. 
7.2 Buck Converter Load Transient Response Revisited 
A closed loop buck regulator with voltage mode control is shown in Fig. 7.1. The 
output of the regulator is connected to a dynamic (microprocessor) load. The load's 
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Figure 7.1: Closed loop buck regulator with voltage mode control 
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Figure 7.2: Typical transient response of a synchronous buck converter to a 
load current step occurring at t=to 
switching period. A typical regulator response to a load current change with a slew rate 
of 20A/)..ls (Fig. 7.2a) occurring at t=to is sketched in Fig. 7.2b. Fig. 7.2b shows that after 
a load current transient, the output voltage begins to droop because of the power supply's 
inherent inability to instantly change its operating point. The controller senses the output 
voltage error and attempts to correct it. Eventually, integral action of the control loop 
eliminates any steady state error in the output voltage and returns it to its nominal value, 
as shown in Fig. 7.2b. Between the time when the load current transient occurs and when 
the regulator output voltage returns to its nominal value, four distinct response intervals, 
11 through 4, can be identified. 
The first interval, 11, coincides with the rise-time of the load current; h represents the 
time needed by the control loop to react to the disturbance; 13 is the time it takes the 
average inductor current to become equal to the load current, and 14 is the interval during 










Figure 7.3: Equivalent model of the buck regulator output during I] 
7.2.1 Interval 11 
Since f'..t]=t]-to is much shorter than the switching period, the control loop cannot 
immediately react to this disturbance. Thus, the converter initially responds to the 
sudden change in the load current in an open loop fashion. As a result, during II, the 
control loop can simply be omitted, and the circuit of Fig. 7.1 can be modeled as shown 
in Fig. 7.3. In Fig. 7.3, the buck inductor is modeled by a constant current source; the 
equivalent series resistance and the equivalent series inductance of the output capacitors 
(ESR and ESL, respectively) have also been included, as they contribute to the output 
voltage deviation. 
The output voltage deviation during tlt], tlVoJ, can be calculated using the following 
expressIon: 
f'.. Vol = Zo . 10 ' (7.1) 
where Zo is the open loop output impedance of the converter, and 10 is the ramping load 
current. 
From Fig. 7.3, it can, by inspection, be determined that Zo is the impedance of the 
output capacitors. At the frequency of the load current slew rate, Zo is dominated by the 
ESR and ESL of the output capacitors, but the discharge of the output capacitor has been 
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included for completeness. Consequently, the resulting peak output voltage drop during 
II can be calculated using (7.2). 
dl 1 M 2 
L\ V,I = L\ V:1 + L\ V:2 = ESL-o + ESR· M + ___ 0_ 
C dt a 2 C dl o 
o dt 
(7.2) 
From (7.2), it is clear that L\ VOl depends on the number and the quality of output 
capacitors, and the magnitude and the slew rate of the load current step; L\ VOl does not 
depend on any feedback loop parameters. 
7.2.2 Interval 12 
At t=t] the load current had ramped up to its final value, and the controller still had 
not had time to respond. Since we are primarily interested in the maximum output 
voltage deviation, let us assume that the controller turns the main switch (Q]) on at t=t2, 
after the worst case delay, td, given by: 
(7.3) 
where D' is the duty ratio of the synchronous rectifier, Ts is the switching period, and tp is 
the propagation delay through the PWM comparator and the MOSFET driver. During 
L\t2, the full load current discharges the output capacitors causing the worst case output 
voltage drop to be: 
(7.4) 
where Co is the total output capacitance. Equation (7.4) shows that L\ V4 is determined by 
the value of the output capacitor, the magnitude of the load current step, and the worst 
case delay, td, which, in tum, depends on the switching frequency, and the duty cycle, D; 
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again, like t1 VOl, t1 V4 does not depend on any feedback loop parameters since the loop has 
not had enough time to respond to the disturbance. 
7.2.3 Interval 13 
At t=t2, the controller finally turns Ql on, and the feedback loop attempts to correct 
the output voltage to its nominal value. During the ensuing time interval, l1t3= t3-t2, the 
inductor current starts to ramp up, but the output voltage continues to decrease until the 
average inductor current becomes equal to the load current at t=t3. 
During h, the duty cycle CD) mayor may not saturate (keep Ql on for more than one 
whole switching period). If D saturates, the formula derived in Chapter 2 can be used to 
calculate t1 V5 . This formula can be used in cases when the buck inductor is too large to 
change its state within one switching cycle and the feedback has enough gain to 
command a unity duty cycle based on the disturbance until the inductor current becomes 
equal to the load current. If, on the other hand, the duty cycle does not saturate either 
because the inductor can change its state quickly or because the loop doesn't have enough 
gain to command a unity duty cycle, the formula given in Chapter 2 will not apply. 
Instead, a formula that takes into account the dynamics of the control loop should be used 
to calculate t1V5. Such a formula will be derived in Section 7.7. 
If the duty cycle does not saturate during h the converter of Fig. 7.1 can be modeled 
by its Thevenin equivalent circuit shown in Fig. 7.4. The Thevenin equivalent model 
takes into account the action of the control loop which results in the regulation of the 
output voltage and a modification of the open loop output impedance of the converter. 
Thus, the Thevenin voltage source, VTH , is the regulated output voltage; the Thevenin 
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impedance, Zm, is equal to the closed loop output impedance of the converter, Zo/. The 
closed loop output impedance can be expressed as: 
Z 
ZTH = Zo! = __ 0_, 
l+T 
(7.5) 
where Zo is the open loop output impedance of the converter, and T is the loop gain, both 
of which can easily be calculated using standard small signal modeling methods. 
7.2.4 Interval 14 
At t=t3, the average inductor current becomes equal to the load current. 
Consequently, after t=t3 the output capacitors will start to recharge to their nominal 
voltage. 
During I4 the converter remains In the normal mode of operation dictated by the 
control loop. Therefore, the Thevenin equivalent model used to model the converter 
during h remains valid during 14 . 
7.3 Conventional Loop Compensation 
In the previous section it was pointed out that the designer's ability to influence the 
shape of the load transient response using the control loop is limited to intervals 13 and 14. 
Thus, these two intervals will be the focus of the remainder of this work. 
In a typical power supply application, the primary goal of a design is to tightly 
regulate the output voltage. In addition, the regulator will most likely be required to 
respond to relatively infrequent changes in the load current that certainly do not have the 
dynamics or the magnitude required by Pentium microprocessors [11]. Consequently, 
transient response is frequently a secondary concern. Under the circumstances, the 
voltage feedback loop is usually compensated in such a way to achieve a dominant low-
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frequency pole, single slope, loop gain characteristic. Closing the loop in this manner 
insures a tight output voltage regulation due to a high DC gain, and a reasonably good 
transient response depending on the achieved bandwidth. 
The load transient response of a buck converter with a conventional voltage loop can 
be examined with the help of the Thevenin equivalent model of Fig. 7.4. When the 
switch 5] is closed, it produces a step change in the load current. From Fig. 7.4 we can 
by inspection write an expression for the output voltage, Vo: 






Figure 7.4: The Thevenin equivalent model of a buck regulator output during 
hand 14 
(7.6) 
It should, however, be pointed out that (7.6) is valid only if the duty cycle does not 
saturate after the step change in the load current. In this case, even though lit) is not a 
small signal perturbation, the mode of operation of the converter does not change. As a 
result, small signal models used to derive (7.6) are still valid, despite the temporary 
increase of the duty cycle. 
In order to calculate the transient response using (7.6), ZTH(s) needs to be calculated. 
As it turns out, ZTlls) can easily be determined graphically. First, IZol is sketched, as 






Figure 7.5: a) Typical open loop output impedance of a buck converter, b) 
Single slope loop gain, c) Closed loop output impedance 
111 and 11+11 can easily be plotted as shown in Fig. 7.5b; IZml, given in Fig. 7.5c, is 
obtained by simply "doing the algebra on the graph," i.e. graphically adding IZis) I and 
11 + 11- From Fig. 7.5c, an expression for Zm( s) can be written by inspection. Substituting 
this expression back into (7.6) results in a frequency-domain expression for the output 
voltage. 
Fig. 7.5c shows that with single slope loop gam, the output impedance starts to 
quickly decrease below Wo• and becomes vanishingly small at low frequencies. When 
this result is substituted in (7.6), it becomes clear why the output voltage quickly returns 
to its nominal value after any kind of disturbance. Consequently, the peak to peak 
voltage deviation due to a loading transient followed by an unloading transient is 
approximately equal to twice the peak output voltage deviation due to a loading transient 
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alone. If, on the other hand, the output voltage were to stay at, or close to, the lowest 
level it had reached after the loading transient, extra headroom would be available for the 
unloading transient; the peak to peak output voltage deviation could approximately be 
reduced in half. 
7.4 Optimum Load Transient Response 
It is by now apparent that the single slope loop gain is not the best way to close the 
loop in Pentium power supply applications. Instead, the system behavior during intervals 
13 an 14 needs to be influenced by the control loop to minimize ~ V5 (see Fig. 7.2) and 
control the output voltage recovery during 14 . Therefore, once the power stage 
components and the switching frequency have been chosen based on (7.1)-(7.3), optimum 
control loop design can be undertaken. If ~ V3 (see Fig. 7.2) can be brought within static 
tolerances, the loop should be designed to minimize ~ V5 and realize the response shown 
with a dashed line in Fig. 7.6. Otherwise, as will most likely be the case, the loop should 
still minimize ~ V5 , but will, in this case, have to achieve the response shown with a solid 
line in Fig. 7.6, and allow the output voltage to return to within the static tolerance limit. 
7.5 Achieving Optimum Transient Response With Voltage Mode Control 
With voltage mode control the information about the value of the average inductor 
current is not available. Hence, it is not possible to offset the output voltage based on the 
value of the inductor current. Instead, the desired transient response shown in Fig. 7.6 
needs to be achieved by clever loop design. 
The problem with conventional single slope loop gain in the context of the optimum 
transient response in microprocessor applications was clearly outlined by (7.6) and Fig. 
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7.Sc. The rapid decrease of IZ"tI below lLb is undesirable, and should be eliminated 
through more suitable loop compensation. 
An examination of Fig. 7.4 in conjunction with (7.6) leads to a conclusion that the 
dashed-line response in Fig. 7.6 requires: 
Similarly, the solid line response shown in Fig. 7.4 could be realized with: 
="'""'"""""'~""" .......... Lower static limit 
LO'vver transient limit 
Figure 7.6: Optirnum transient response of a synchronous buck converter to 
a load current step occurring at t=to 
(7.7) 
(7.8) 
where ;;~" must be less than or equal to the time during which the output voltage can be 
outside the static limits [1]. Since the general shape of Zo of a buck converter is 
predetermined, equations (7.7) and (7.8) define the shape of the loop gain that needs to be 
achieved. 
A typical open loop output impedance of a synchronous buck converter is shown in 
Fig. 7.7a. In Fig. 7.7 OJo = y..[LC: is the filter comer frequency, QL = 7', is the Q factor 
associated with the series resistance of the inductor, R1, Ro =..JYc: is the characteristic 
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impedance, and UJ, = )1ESRC
o
) is a zero due to the ESR of the output capacitors. The loop 
gain required to achieve 2TH described by equations (7.7) and (7.8) is given in Fig. 7.7b 
by the dashed and the solid line, respectively. In Fig. 7.7b Wzl, Wz2, and illpl, illp2 are the 
two compensation zeros and the two compensation poles, respectively, and We is the loop 
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Figure 7. 7: a) A typical open loop output impedance of a buck converter, b) 
Targeted loop gain, c) Optimum closed loop output impedance 
Shaping the loop as shown in Fig. 7.7b results in a closed loop output impedance 
presented in Fig. 7.7c. Figures 7b and 7c demonstrate that only the location of the 
compensation zero Wz2 determines whether Zoj approximates equation (7.7) or (7.8). If 
Wz2 is placed at ~o, Zoj approximates (7.7) (see the dashed line in Figs.7b and 7c) and 
L 
results in the dashed transient response in Fig. 7.6. On the other hand, if Wz2 is placed 
between ~~ and {Lb, 20j approximates (7.8) (see the solid line in Figs. 7.7b and 7.7c) and 
yields a transient response shown with a solid line in Fig. 7.6. 
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FUJ1her examination of Fig. 7.7 reveals that the compensation zero Wzi and its 
associated pole (assumed to be at zero frequency and not shown), %1, actually hurt the 
transient response by reducing Z01 at low frequencies. In fact, without this pole-zero pair, 
201 would have the exact shape needed to achieve the ideal transient responses shown in 
Fig. 7.6. Unfortunately, if this pole-zero pair were omitted from the compensation, the 
integral action of the control would be eliminated, and the required tight static voltage 
regulation could not be achieved. Therefore, some transient performance has to be traded 
for static voltage regulation. 
Since CUzI and %1 cannot be omitted from the compensation, their location has to be 
chosen carefully to minimize their effect on the transient performance. Namely, in Z01 
WzI becomes a dominant low frequency pole. The location of this pole determines the 
rate of the output voltage recovery after a load transient. As it turns out, [1] specifies a 
load toggle rate of 100Hz to 100kHz. Therefore, placing the dominant low frequency 
pole (compensation zero WzI) in Z01 far below 100Hz insures that the output voltage will 
not significantly recover before the worst case unloading transient (100Hz) happens, thus 
providing the needed additional headroom for the transient response. The pole %1 can be 
placed anywhere from a decade below WzI all the way to zero frequency, depending on 
the static voltage regulation requirements. Placing %1 above zero frequency results in a 
finite closed loop output impedance at DC, and thus, in a finite output voltage offset 
(steady state error). 
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7.6 Analysis and Simulation 
Once the shape of the closed loop output impedance has been determined by "doing 
the algebra on the graph," we can by inspection write the expression for Zqf. If 
~: <Wz2<(JJo = (..fiE;' Zqfis drawn with a solid line in Fig. 7.7c, and can be expressed as: 
(7.9) 
In a special case, when Wz2= (JJo = (,JLC,: , Zoj takes the shape shown with the dashed line in 
Fig. 7.7c, and (7.9) reduces to: 
. - [I+~' : 




Substituting (7.9) and (7.10) into (7.6), respectively, and rearranging, we get: 
(7.11) 
(7.12) 
Equations (7.11) and (7.12) are frequency domain expressions for the converter output 
voltage during 13 and 4. The Mathematica™ software package can be used to calculate 
the inverse Laplace transform of (7.11) and (7.12) and plot the resulting time-domain 
converter output voltage behavior during hand 14. Simulation results for two 
compensation networks designed to approximate (7.7) and (7.8) are given in Fig. 7.8 by 
the dashed and the solid line, respectively. 
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Using Mathematica's built-in inverse Laplace function, predicting and plotting the 
load transient response of the converter takes only a few seconds compared to several 
minutes required for a SPICE simulation on a Pentium II 450MHz workstation. 
Mathematica is an efficient tool for calculation and plotting of the time-domain 
transient response. However, doing the task analytically yields significant additional 
design insight. 
Taking the Inverse Laplace transform of (7.11) and (7.12) yields time-domain 
equations for the converter output voltage given by (7.13) and (7.14), respectively. 
(7.13) 
v (t) = V - M . ESR . (A -w,t + A -Wd) 
() TH 0 Ie 2e (7.14) 
where A j , A 2 , and A j , are constants. Equations (7.13) and (7.14) show that the converter 
response during 13 is a function of the loop gain crossover frequency, We, and the 
compensation zeros, UlzI and Ulz2. Furthermore, since ~Vjt) in both (7.13) and (7.14) is a 
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Figure 7.8: Simulated converter transient response during hand 14 
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by appropriately adjusting the time constant of each of the exponential tenns. In other 
words, if lUe, lUzl and W-.:2 are properly chosen, the transient response can be made to 
resemble the wavefonns in Fig. 7.6. This is actually a mathematical restatement of Fig. 
7.7; choosing appropriate time constants is equivalent to shaping the closed output 
impedance according to (7.7) and (7.8). The added value of (7.13) and (7.14) lies in the 
opportunity to examine the contribution of each exponential term to the overall transient 
response and derive closed fonn expressions for peak voltage deviation. 
7.7 Calculating the Peak Voltage Deviation 
Equation (7.14) is particularly suitable for obtaining a closed fonn expression for the 
peak output voltage deviation during h Finding the peak voltage deviation in this case is 
equivalent to finding the maximum of the expression to the right of the minus sign in 
(7.14). Taking the first derivative of this expression, setting it equal to zero, and solving 
for t yields the time tmill at which the output voltage reaches its lowest level: 
(7.15) 
Substituting tmill back into (7.14), and making the appropriate approximations, we get an 
expression for the peak output voltage deviation during 13: 
(7.16) 
7.8 Experimental Verification 
Theoretical results were verified on a prototype synchronous buck converter. The 
input voltage was chosen to be 12V, and the nominal output voltage was 2.0V. A voltage 
mode feedback loop was designed based on (7.7), (7.8) and Fig. 7.7, and implemented as 
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shown in Fig. 7.1. The loop was designed forIzl=20Hz,Iz2=b: =2.7kHz, andJr=250kHz; 
the measured crossover frequency was 290kHz. The transient response was measured for 
a load current step from 0.1 to 15A with a slew rate of 60All-ls and a frequency of 100Hz. 
A plot of the converter output voltage is shown in Fig. 7.9 on a 50m V/division scale. 
Fig. 7.9 shows the worst case peak to peak output voltage deviation due to a 15A load 
transient to be only 160mV. This deviation is in fact within the static voltage tolerance 
specified in [11] with only 160l-lF of output capacitance. The experimental results also 
verified the validity of (7.16): peak measured deviation during b was 56mV versus 60mV 
predicted by (7.16) and demonstrated in Fig. 7.8. 
-[l1li - - r-
..... .. 
Figure 7.9: The output voltage oJ the point-oj-load module under the worst 
case transient conditions (loadJrequency = 100Hz) 
7.9 Conclusion 
In this paper we have shown how to correlate the desired time domain converter 
response to a step load current change with the shape of its closed loop output impedance. 
The closed loop output impedance is then used to determine the optimum shape of the 
loop gain and thus, the optimum location of the compensation poles and zeros. Since all 
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relevant equations can be written by inspection, this design-oriented approach doesn't 
require any lengthy derivations, and offers immediate insight into how each 
compensation pole and zero affects the transient response of the converter. Thus, the 
proposed method insures that the desired load transient response can be achieved without 
time-consuming trial and error loop design using a circuit simulation tool. 
The validity of the voltage mode loop design based on the closed loop output 
impedance was expetimentally verified on a prototype buck converter built using 
exclusively surface mount parts. Tight static voltage regulation and the desired shape of 
the converter transient response were achieved by proper feedback loop design. A 
transient response typically available with current mode control schemes was realized 
with pure voltage mode control. Hence, by eliminating the current sensing resistor the 




Practical VRM Design Example 
In this chapter it will be demonstrated how to design an optimized VRM board using 
the tools developed in the preceding chapters. 
8.1 Board Specifications 





Efficiency at full load: 85% 
Load current slew rate = 60Al)ls 
Peak output voltage deviation: ±90m V 
Target Size (L x W x H): 2.6" x IS' x 0.3" 
8.2 Introductory Remarks 
The starting point for the design is the size spec, and the height spec in particular. 
The specified height immediately rules out the use of electrolytic capacitors at the output. 
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Therefore, the switching frequency will have to be sufficiently high to allow the transient 
specs to be met with a limited amount of output capacitance that can be achieved using 
ceramic chip capacitors. 
Furthermore, because of the height limitations, the value of the inductor might have 
to be limited. As a result, a higher than usual switching frequency might have to be 
chosen in order to keep the inductor current ripple reasonable. 
From the transient response point of view, operating with a high switching frequency 
and having a small inductor is beneficial because the specs can be met with less output 
capacitance. In fact, it might be desirable to operate with as high switching frequency as 
the efficiency specs will allow. 
8.3 Power Stage Design 
The first in the design process is to perform the preliminary voltage budgeting and 
check how much output capacitance is needed to achieve transient specs as a function of 
the switching frequency. 
Since the decision has been made to use only ceramic chip capacitors, the voltage 
spike during the interval 1\ (see Chapter 2) will not be the determining factor in the 
design because a large number of low ESR and low ESL capacitors will be placed in 
parallel. Hence, the effective ESR and ESL of the output capacitor bank will be very 
low, and the voltage drop ~ Vol will not be the limiting factor in the design. Instead, the 
voltage drop during the intervals hand h will determine how much output capacitance 
will be needed to meet transient specs. 
The peak to peak output voltage deviation due to a worst case load current transient is 
specified to be 180mV. Obviously, the transient response will be shaped as described in 
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Chapter 6. Therefore, the peak output voltage deviation during the loading transient can 
safely be chosen to be 160mV, allowing 20mV of extra headroom. Out of the 160mV, 
let's allot 80mV to the interval hand 80mV to the interval h Using (3.3) we can plot 
the capacitance required to achieve ~ V4=80m V as a function of the switching frequency. 
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Figure 8.1: Output capacitance required to achieve LlV4=80mV as a function 
of the switching frequency 
Similarly, using (3.19) we can plot the capacitance required to achieve ~V5=80mV as 
a function of the switching frequency. The results are given in Fig. 8.2. 
The results in Figs. 8.1 and 8.2 show that the voltage drop during the interval h is 
dominant for this combination of input voltage and output voltage. This is not surprising 
since the duty cycle is on the order of 25-30%. A load current transient occurring right 
after the main switch turns off will draw its current from the output capacitors for 70-
75% of the switching period causing a significant drop in the output voltage. 
Figure 8.2: Output capacitance required to achieve LlVs=80mV as a 
function of the switching frequency with the inductor current ripple as a 
parameter 
The optimum value of the output capacitance needed to insure that ~V4+~Vs<160mV 
as a function of the switching frequency can be calculated using (3.22). The results are 
shown in Fig. 8.3. 
From Fig. 8.3 it can be seen that the acceptable switching frequency range, in terms 
of the number of 4.7/-lF output capacitors that will be needed, is between 800kHz and 
IMHz. However, it still remains to be seen whether the efficiency specs can be met at 
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Figure 8.3: Optimum output capacitance required to achieve 
LlV4+LlV5=160mVas afunctioll of the switching frequency with the 
inductor current ripple as a parameter 
8.3.1 Choosing the Inductor 
The value of the buck inductor has to be small enough to allow a fast transient 
response and large enough to maintain the inductor current ripple within acceptable 
limits. A small inductor with a large current ripple is desirable from the transient 
response point of view. However, a large inductor current ripple increases the rms 
current and increases the current stress on the switches. 
For good transient response, it is desirable to have an inductor that will be able to 
change its steady state current within one switching cycle of the converter. In this case, 
the load current step is IS.2A. Let's say that we want the inductor to be able to change 
its load current within 50% of the switching cycle. Then, the value of the inductor has to 
be less than: 
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(8.1) 
Choosing a switching frequency of 900kHz yields a maximum inductor value of 0.32IlH. 
This inductor value results in a peak to peak inductor current ripple of 7.8A, or 49% of 
the maximum load current. 
Having chosen the value of the inductor, we can refer back to Fig. 8.3 to find the 
amount of output capacitance required to meet transient specs. A value of 120/lF is 
obtained from Fig. 8.3 for 0.4<k<O.6 and!s=900kHz. It should, however, be pointed out 
that 120llF will be enough to meet transient specs in case of an ideal controller that keeps 
the duty cycle saturated until the output voltage reaches its minimum value. However, 
this might not be the case. Hence, the capacitance value might have to be adjusted 
depending on the performance of the control loop. 
8.3.2 Switch Implementation 
The preliminary design from the transient response point of view has been completed. 
It now remains to be seen whether efficiency specs can be met with the chosen circuit 
parameters. 
From experience, it would be expected that for the specified input, output voltage, 
maximum load current, and the chosen switching frequency range, a synchronous buck 
topology would be more efficient. Nevertheless, this supposition should be verified. 
B.3.2.A Choosing the Switches 
In order to meet the efficiency specs, the switches have to be chosen very carefully. 
Since the converter is going to be operated with a switching frequency around 900kHz, 
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chosen devices have to be state of the art high frequency devices with a low gate charge 
and a low R DSon . 
Given the low duty cycle that the converter will be operated with, the main switch 
will be on for approximately 30% of the switching period. As a result, the dominant 
losses in this device will be the gate drive loss and the switching loss. Under the 
circumstance, it is desirable for this device to be optimized for very low gate charge 
rather than RDSon. The resulting slightly higher R DSon can in this case be tolerated because 
the switch is not on for a very long time. 'on the other hand, a low gate charge reduces 
the gate drive loss and allows the PET to be turned on faster. If the FET is turned on 
faster, the voltage-current overlap time at tum on and tum off is reduced (see Fig. 4.2). A 
reduced overlap time significantly reduces the dominant switching loss. Hence, a FET 
with the following parameters was chosen for the main switch: 
Channel on resistance: 
Gate charge: 
Tum on time: 
Tum off time: 
Drain to source capacitance: 
Package: 
R DSon=20rnQ 





Unlike the main switch (SJ), the synchronous rectifier (SR) is on for approximately 
70% of the switching period. In addition, unlike S 1 which has the full input voltage 
across it at tum on and tum off, the SR has only the body diode forward voltage across it 
at tum on and tum off. Consequently, the switching losses in the SR are almost 
negligible. Thus, the tum on and tum off times are not as critical as in the case of SI. As 
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a result, it is desirable for this device to be optimized for a low RDSon at the expense of a 
slightly higher gate charge. A low R DSon will reduce the dominant conduction loss in this 
device and yield a better overall circuit performance. Thus, a device with the following 
characteristics has been chosen as the SR: 
Channel on resistance: 
Gate charge: 
Tum on time: 
Tum off time: 
Drain to source capacitance: 
Package: 
R DSon=I 6mQ 





For efficiency comparison purposes, a low voltage Schottky diode with the following 
characteristics has been selected for the regular buck topology: 
Forward voltage drop: 
Peak forward current: 
Junction capacitance: 
Reverse leakage current: 
Package: 
V.F0.3V at 'Fj=75°C 
Iftnax=3A 
CF1.12nF 
Ileak=4mA at Tj=25°C; heak=50mA at 'Fj=125°C 
SMC 
8.3.2.B Switch Efficiency Comparison 
Having specified the switches that will be used in the design, we can proceed to 
compare which switch implementation will give better overall circuit efficiency. Using 
the formulas given in Chapter 4, we can plot the combined loss in the switches for both 
topologies as a function of the load current with the switching frequency as a parameter. 
The results are given in Fig. 8.4. 
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Previous expenence taught us that the power dissipation in the switches would 
certainly be too high for a single device to handle. As a result, Fig. 8.4 was created based 
on the assumption that both SJ and S2 are implemented either using two devices in 
parallel (two PETs or two Schottky diodes, depending on the topology) or three devices 
in parallel. However, the per package dissipation along with size and cost issues will 
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Figure 8.4: Total loss in the switches of the regular and the synchronous 
buck as a function of the load current 
Fig. 8.4 proves that the initial supposition that the losses in the SR would be lower 
than in the Schottky diode for the specified operating conditions. Furthermore, in order 
to use the chosen Schottky diode, at least three, and maybe four of these devices will 
have to be used in parallel, compared to only two SRs. Hence, a regular buck, in this 
case, is neither a cost-effective nor a size-effective solution. Therefore, a synchronous 
buck topology is chosen for this application. 
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8.3.2.C Choosing the Number of Switches 
As it was pointed out, Fig. 8.4 was created under the assumption that each switch is 
implemented using two devices in parallel. Table 8.1 gives the per PET power 
dissipation depending on the number of devices in parallel for both SJ and S2. 
Per PET power Dissipation 
# of Devices in parallel QJ Q2 
1 4.55 4.57 
2 1.8 1.35 
3 1.11 0.74 
Table 8.1: Power loss in the FETs depending on the number of devices in 
parallel 
From Table 8.1 it is clear that, as predicted, it would have been impossible to 
dissipate 4.5W out of a single SO-8 package. So, a single device is out of the question. 
Placing two devices in parallel yields more reasonable dissipation numbers. However, it 
is unlikely that it would be possible to dissipate 1.8W out of an SO-8 package without a 
heatsink and some airflow. 
From the data in Table 8.1, using two devices in parallel might be doable. Using 
three devices in parallel is safe, but more expensive, and uses more board space. Thus, 
an attempt will be made to survive with only two devices in parallel for each switch. 
8.3.3 Overall Circuit Efficiency 
Having almost completed the design of the power stage, we can proceed to check the 
overall circuit efficiency based on the assumptions we have made so far. Overall circuit 
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efficiency is shown as a function of the load current in Fig. 8.5. The number of paralleled 
devices is used as a parameter. 
Fig. 8.5 shows that three devices in parallel for each switch will improve the overall 
circuit efficiency by about 1 % at full load compared to the two paralleled devices case. 
This minor efficiency improvement does not warrant the increase in the size and the cost 
of the board. Therefore, three devices will not be used in parallel unless it becomes 
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Figure 8.5: Efficiency comparison between the regular and the synchronous 
buck topology for Vin=12V, Vo=3V, f~=900kHz 
8.4 Control Loop Design 
The control loop design is going to be based on the ideas outlined in Chapter 6. 
Therefore, voltage mode control will be used, and the loopgain will be shaped to achieve 
the optimum load transient response. 
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Keeping in mind that we had chosen L=O.32JlH and Ca=120JlF, a double pole will 
exist in the loopgain at a frequency fa given by: 




Since the maximum possible control loop bandwidth is desired, the loopgain crossover 
frequency,.f:, can be chosen to be 250kHz. It, however, remains to be seen whether this 
high bandwidth can be achieved with an adequate phase margin. 
The control to output transfer function of the buck converter is given by: 
(8.3) 
where 
R, ~~~ (8.4) 
QL = ~ (8.5) 
I 
the gain In the forward path is equal to ~, or approximately equal to Yin. Since 
Vin=12V, the gain in the forward path is 21.6dB. A plot of the control-to-output transfer 
function is given in Fig. 8.6a. 
Based on the discussions in Chapter 6, the loop compensation should be implemented 
as shown in Fig. 8.6b, resulting in the overallioopgain shown in Fig. 8.6c. 
Vo = 21.6dB 
D 
-.;;.! .-





















































































































Figure 8.6: Closing the voltage loop: a) duty ratio to output transfer 
function, b) compensation possibilities, and c) resulting loopgain 
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8.4.1 Placing Compensation Poles and Zeros 
The loopgain crossover frequency has already been chosen to be 250kHz. Given the 
control-to-output transfer function, the gain in the forward path at fo is already 21.6dB. 
Thus, a full decade in the frequency domain is needed to dump all this gain with a single 
slope characteristic that we would like to have above fo. Thus, if fc=250kHz, the 
compensation gain atfo should be: 
1· J. 
AI-I. = __ c = 0.81 
- 0 12· fo 
(8.6) 
A crossover frequency of 250kHz was chosen as a good loop design starting point 
based on previous experience. Increasing the gain in the compensation path atfo beyond 
0.81 would lead to a higher crossover frequency and lower closed loop output impedance, 
both of which would be very desirable from the load transient response standpoint. 
Unfortunately, however, increasing the gain atfo, while theoretically possible, cannot be 
done in practice in this particular case. The reason for this is pretty clear after an 
examination of Fig. 8.6b. Namely, the gain in the compensation increases with a single 
slope in the frequency domain from fo until f p2. In order to insure a damped transient 
response, h2 has to be placed far enough above the loopgain crossover frequency. 
However, in this case, h2 also has to be placed reasonably close to!c in order to limit the 
high frequency gain in the compensation. A good tradeoff between these two conditions 
would be to place h2 at 320kHz. Even so, the gain in the compensation above 320kHz 
will be 14.3 if the gain atfo is one. Thus, all the frequencies above 320kHz, including the 
switching frequency, will be amplified with a very high gain of 14.3. As a result, the 
error amplifier will face an output voltage ripple amplified 14.3 times! 
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The controller chip being used for this application has a triangular ramp with a peak 
to peak amplitude of 1 V. Since the chip uses a triangular ramp instead of a sawtooth, 
both edges of the ramp can be modulated, somewhat decreasing the response time after a 
load current transient. On the down side, however, the main switch is not necessarily 
forced to tum on at the beginning of each cycle. Instead, if the voltage at the comparator 
input is below the ramp, the main switch never turns on. In addition, because of the 
propagation delay time through the comparator (-lOOns), the comparator will not tum the 
main switch on even if the signal applied to its input is not below the ramp, but catches 
the very bottom of the ramp. 
Given the low duty cycle, and the amplitude of the signal at the comparator input 
(14.3 times the output voltage ripple), it is foreseeable that the controller can start to skip 
pulses and enter subharmonic oscillation at one-half of the switching frequency. In order 
to remedy the situation, an additional pole might have to be placed at or above one-half 
of the switching frequency in order to reduce the high frequency gain. However, this 
pole will reduce the overall phase margin. 
Because of the described limitations, the gain in the compensation has to be limited to 
one at fa. This limitation imposes a further limitation on the position of /z2, and thus, as 
explained in Chapter 6, on the shape of the transient response. Namely, since Q=lO.S, for 
ideal load transient response,/z2 should be placed at 
f.2 = fo ::::: 2kHz. 
C Q (S.7) 
However, placing Jz2 at 2kHz would result in an unacceptable loop gain of 1.1 at that 
frequency. Given the preferred shape of the loopgain shown in Fig. 8.6c, it is clear that 
with unavoidable component tolerances the loop crossover frequency might end up being 
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well below 100Hz. This, of course, is contrary to the desire to have a very high 
bandwidth loop. Hence, Jz2 has to be above one-sixth of fa, resulting in a nearly optimum 
transient response, as described in Chapter 6. 
The only thing that is still left to design in the compensation is the location of !zl. 
Since the minimum load transient frequency is 100Hz,!z1 has to be placed far below this 
frequency to insure that the output voltage doesn't recover to its set point even under 
these load toggle conditions. Therefore,fzl should be placed around 20Hz. 
8.4.2 Circuit Implementation 
The compensation designed in the preceding section can be implemented using a very 
typical compensation circuit shown in Fig. 8.7. Compensation zero and pole frequencies 































The capacitor C3 and the resistor R3 are optional, and can be omitted from the circuit. 
C3 introduces a pole atjp3 that is used to roll off the high frequency gain if the need arises 
to limit the amplitude of the signal being applied to the comparator input. This pole 
should be placed at or above one-half of the switching frequency. 
The resistor R3 is used to limit the DC gain. As it was already pointed out, the 
optimum shape of the loopgain cannot be achieved because of practical limitations. To 
make up for this, the DC gain can be limited to introduce a slight steady state error and 
provide a bit of extra headroom for the transient. If it becomes necessary to limit the DC 
gain, R3 can be included In the circuit; otherwise, it can be omitted from the 
compensation all together. 
8.4.3 Circuit Simulation 
The circuit schematic has been completed. But before proceeding with the PCB 
design, it is prudent to verify that the loop will be stable and that the desired transient 
response can indeed be achieved. 
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8.4.3.A Loopgain Calculation 
Loop design is easily verified using the SCAMP program. Fig. 8.8 shows the results 
of the loopgain calculation using SCAMP. The magnitude plot shows that a loop 
bandwidth of 199kHz has been achieved; the phase plot shows that a very safe phase 
margin of 67 degrees has been accomplished. The actual pole and zero locations are 
given in Table 8.2. Hence, the use of SCAMP allowed us to validate the control loop 
design and to verify the loop stability. 
Pole (Frequency) Pole (Q) Zero (Frequency) Zero (Q) 
.26424341E+06 real .12541761E+02 real 
.25764549E+05 . 18638449E+01 .58809704E+04 real 
.25764549E+05 . 18638449E+01 .99471834E+06 real 
. 16668221E+OO real 
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Figure 8.8: Loopgain prediction 
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8.4.3.B Load Transient Response Simulation 
Having completed the loop design, the load transient response can be simulated using 
MATHEMATICA, as it was described in Chapter 6. Load transient response simulation 
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Figure 8.9: Simulated load transient response 
Fig. 8.9 shows that with the achieved loop bandwidth, the peak output voltage 
deviation during h is 70.2m V. This leaves only 90m V of voltage drop available for Iz. 
From Fig. 8.1 we know that 160llF is required to achieve a maximum voltage drop of 
80m V during h. Therefore, the chosen output capacitance of 120llF will not be enough 
to meet transient specs. In other words, the duty cycle will not saturate after the load 
transient and the formulas derived in Chapter 3 for the voltage drop during 13 cannot be 
used to calculate the required amount of output capacitance. Instead Fig. 8.1 should be 
used in conjunction with Fig. 8.9 to determine the proper value of the output capacitor. 
From Figs. 8.1 and 8.9 it can be concluded that 160llF of output capacitance will be 
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enough to meet transient specs. Therefore, the value of the output capacitor has to be 
increased from 120f.,lF to 160f.,lF. 
8.5 Experimental Results 
The above paper design was implemented on a four-layer PCB measuring 2.6" by 
1.5"; 20z copper thickness was used on the board. The design rules were lOmill traces 
with lOmill spacing trace to trace, trace to pad and pad to pad. This board was used to 
verify that all the design specs have been adequately met. 
8.5.1 Circuit Waveforms 
After the initial power-up, the first order of business was to check all the waveforms 
to make sure that the converter is operating properly. The load current was set to 10.5A 
and the output voltage was measured to be 2.997V. A plot of the inductor current, phase 
node, and the output voltage is given in Fig. 8.10. The top trace in Fig. 8.10 is the 
inductor current displayed on a 5A1div scale. The actual inductor current ripple is 9.8A. 
The middle trace is the output voltage displayed on a lOmV/div scale. The output voltage 
waveform indicates that the output voltage ripple is 14mV, well within the specified 
tolerance. The bottom trace in Fig. 8.10 is the phase node on a 10V/div scale. This trace 
shows a bit more ringing than it would be desirable after the main FET turns on 
indicating that the board layout could be improved. 
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Figure 8.10: Circuit waveforms (Io=10A): inductor current (top), output 
voltage (middle), phase node (bottom) 
Since precise gate drive timing is essential in achieving a high module efficiency, it is 
very important to insure that the best possible timing has indeed been achieved. In other 
words, it is important to verify that there is no cross-conduction on one extreme, and that 
the body diode does not conduct longer than absolutely necessary on the other extreme. 
The easiest way to check for prolonged body diode conduction is to look at the magnified 
phase node waveform. A dip in the phase node waveform right after the SR turns off (see 
Fig. 8.11) or before it turns on (see Fig. 8.12) indicates body diode conduction. No such 
dips can be identified in Figs. 8.11 and 8.12. Thus, the body diode is not conducting 
longer than necessary, and the losses associated with the body diode are being kept at 
bay. 
While we know from the phase node waveform in Fig. 8.11 that the body diode 
conduction is not excessive, we cannot verify that there is no cross-conduction. The best 
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way to determine whether cross-conduction occurs is to look at the SR current. However, 
this is not possible on a highly populated surface mount board .. One way to measure the 
SR current would be to add a wire for the current probe. However, this adds a significant 
amount of inductance and changes the characteristics of the whole circuit. Therefore, this 
kind of measurement is not valid. Another possibility would be to use a current sensing 
resistor, but this would again involve altering the board in some way and is, therefore, 
undesirable. Under the circumstances, we can only look at the gate drive waveforms in 
conjunction with the phase node waveform in order to determine the performance of the 
gate drive and determine whether cross-conduction occurs or not. 
': . . . ! . 
2.50 V M 10.0ns elf 4.40 V 
Figure 8.11: Phase node waveform (Io=10A): detail of the SR tum-off- S1 
tum-all transition 
Gate drive wavefonns at SR tum off - 51 tum on transition are shown in Fig. 8.13, 
along with the phase node wavefonn (bottom). The scale for all wavefonns is 5V/div. 
Fig. 8.13 reveals that the gate drive timing for this transition as almost perfect, and does 
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not need to be trimmed in any way because there is no cross-conduction. In fact, the 
dead time measured from the threshold of the SR to the threshold of S 1 (V GS2= 1 V to 
VGSl=l V) is roughly IOns, which is what the driver design was meant to achieve. 
. . . . . i . 
M 10.0ns 4.4 V 
Figure 8.12: Phase node waveform (/o=lOA): detail of the S1 turn-off- SR 
turn-on transition 
Another critical issue from the efficiency standpoint is how fast S1 turns on since this 
affects the dominant switching loss in the device. Fig. 8.13 shows that S1 turns on in 
about 8ns at the full load current, which is adequate even for 900kHz operation. 
Gate drive waveforms at S1 tum off - SR tum on transition are shown in Fig. 8.14, 
along with the phase node waveform (top). The scale for all waveforms is 5V/div. Fig. 
8.14 shows that excellent timing is achieved at this transition as well. No cross-
conduction occurs, and the dead time is approximately IOns; the main switch turns off in 
7ns. Hence, the gate drive is functioning properly, and no trimming is necessary. 
Figs. 8.13 and 8.14 show that the gate drive is truly optimized for high frequency 
operation. It would be nearly impossible to achieve better timing and still avoid cross-
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conduction. The switching times are also very fast, and only slight improvements might 
be possible by increasing the current capability of the driver. However, increased driver 
current capability comes with an increased price tag. 
Figure 8.13: Gate drive wavefonns (top)for the SR tum-off-SJ tum-on 
transition, and phase node wavefonn (bottom) 
Figure 8.14: Gate drive wavefonns (top)for the Sj tum-off-SR tum-on 
transition, and phase node wavefonn (bottom) 
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8.5.2 Loopgain Measurement 
Though it has already been demonstrated that the circuit IS stable and working 
properly, it would be interesting to compare the loopgain prediction with the actual 
measurement. 
Loopgain measurement was performed using an injection transformer to inject a 
signal into the loop at the output of the converter. While this is not an ideal injection 
point, it is the only accessible point in the circuit where the signal could be injected into 
the loop; the preferred injection point, in input of the modulator, is inside the control Ie, 
and is not accessible. 
The results of the loopgain measurement are shown in Fig. 8.15. The top trace in Fig. 
8.15 is the magnitude, and the bottom trace is the phase. The actualloopgain cross-over 
frequency is 185kHz; the actual phase margin is 70 degrees. 
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Figure 8.15: Predicted and measured loopgain 
145 
Fig. 8.15 shows a remarkably good correspondence between the measured and the 
calculated loopgain characteristic. Therefore, it is to be expected that the module will 
perform as predicted by the load transient simulations presented earlier in this chapter. In 
other words, the module should be able to meet the load transient specifications. 
8.5.3 Load Transient Response 
In order to test the load transient response, the module was mounted onto an 
evaluation board using a standard 50-pin AMP connector. The evaluation board was 
designed to simulate a microprocessor load; the load is switched from O.SA to 16.1A with 
a slew rate greater than 60AlJ.ls. The load frequency can be varied from 100Hz to 
100kHz. 
The board was tested for the entire range of load frequencies. The output voltage for 
load frequencies of 100Hz, 10kHz, and 100kHz measured at the connector pins is shown 
in Figs. 8.16, 8.17, and 8.18, respectively. 
Fig. 8.16 shows that for the worst case load toggle rate (100Hz), the peak to peak 
output voltage deviation is 149mV, and is within the specs. When the load toggle rate is 
increased to 10kHz, the peak to peak output voltage deviation is reduced to 143m V. 
Finally, at the maximum load toggle frequency, the peak to peak output voltage deviation 
is 161mY. 
Figs. 8.16 through 8.18 show that the module meets or exceeds load transient specs in 
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Figure 8.16: Load transient response to a 15.1A current step with a slew rate 
of60Alf.lS: output voltage (top) and load current (bottom) 
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Figure 8.17: Load transient response to a 15.1A current step with a slew rate 
of60Alf.lS and a frequency of 10kHz: output voltage (top) and load current 
(bottom) 
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Figure 8.18: Load transient response to a lS.lA current step with a slew rate 
of60Nf.1S and a frequency of 10kHz: output voltage (top) and load current 
(bottom) 
8.5.4 Efficiency Measurements 
The efficiency of the module was measured with the board mounted onto the 
evaluation board. The efficiency was measured for Vin=12V, Vour=3V,!s=900kHz. Since 
the drive circuitry was powered from a separate 5V power supply, gate drive losses have 
been measured separately. In this way, efficiency measurements yield both the power 
stage efficiency as well as the overall circuit efficiency that includes the drive losses. 
Power stage efficiency and the overall circuit efficiency including drive losses are given 
in Fig. 8.19. 
Fig. 8.19 shows that the power stage efficiency at the lightest load (O.8A) is 66.1 %, 
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Figure 8.19: Measured VRM module efficiency 
loss degrades the efficiency by approximately 6%. However, the overall circuit 
efficiency is well within the specified efficiency at minimum load (40%). 
Measured power stage efficiency at full load (16A) is 85.2%, while the overall circuit 
efficiency' is 84.6%. Thus, the efficiency at full load just misses the spec (85%). 
However, minor adjustments and switching frequency trimming can easily bring the 
efficiency at full load within specs. 
The measured overall efficiency at full load is 1.1 % lower than predicted by Fig. 8.5. 
Overall, however, the efficiency prediction was quite accurate. The numbers used in the 
prediction were based on previous experience and an educated guess about the actual 
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parasitic board trace resistance. A slightly higher parasitic resistance can easily account 
for the efficiency calculation error. 
8.5.5 Physical Dimensions 
As it has been shown in preceding sections, the optimized module meets all electrical 
specifications. The real story, however, is in the achieved dimensions. The achieved 
dimensions and the specs are given in Table 8.3. 
Intel Optimized 
Specifications Board Size 
[inches] [inches] 
Length 3.1 2.6 
Width 1.5 1.5 
Height 1.1 0.3 
Table 8.3: Specified and actual board dimensions 
From Table 8.3 we notice that the length of the board is 1.2 times smaller than what 
was specified. Similarly, the height of the board is 3.66 times smaller than the spec. 
Hence, the optimized board meets all electrical specs in a 4.4 times smaller volume than 
specified! The resulting power density exceeds 40Wlin3. 
8.6 Concluding Remarks 
Optimization methods developed throughout this thesis have been utilized in this 
chapter to demonstrate how to design a synchronous buck VRM optimized for the 
smallest volume. Significant size reduction in comparison with the specs is achieved by 
choosing right topology, using an optimized gate drive circuit, and designing an 
optimized, high bandwidth control loop. The result is a VRM shown in Figs. 8.20 and 
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8.21. Fig. 8.20 shows the dimensions of the module, and Fig. 8.21 demonstrates the 
module mounted onto the evaluation board. 
Figure 8.20: Optimized VRM module 
Figure 8.21: VRM mounted onto the evaluation board 
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Through careful optimization, the module in this example has a peak to peak transient 
output voltage deviation of less than 160mV, an efficiency of 85% at full load, a volume 




This thesis deals with the optimization of Intel Pentium microprocessor power 
supplies for performance, size and cost, with the emphasis on size. Pentium 
microprocessors require a very stable and tightly controlled core supply voltage in order 
to reliably operate at their correct clock frequency. The core supply voltage has ·to 
remain within the prescribed window during normal operation, as well as during power-
up and power-down when the processor current can change from almost zero to 16A or 
more in 200-300ns. Maintaining tight processor voltage regulation during these current 
transients can be difficult to accomplish in a very small volume because the amount of 
capacitance that can be placed on the output of the power supply to keep the processor 
supply voltage within specs is limited. 
Since the size of the power supply is a major concern, a new approach to meeting the 
transient response specs in a smaller volume is introduced. Namely, instead of relying on 
bulky output capacitors to do the majority of the work in keeping the output voltage 
within specs after a load current transient, the idea is to make the converter and its high 
bandwidth control loop respond quickly to the processor's rapidly changing current 
demands. The way to achieve this goal is to efficiently operate at a high switching 
153 
frequency. A high switching frequency allows the reduction of both the physical size and 
the value of the magnetic components. A smaller value of the inductor, in tum, 
contributes to faster transient response, thus allowing the size of the output capacitors to 
be reduced. Hence, operating at a high switching frequency can lead to excellent 
transient response being achieved in a small volume. The only drawback of operating at 
a high switching frequency is the reduced efficiency of the power supply and more 
difficult thermal management. 
Given the size reduction possibilities offered by a high switching frequency, an effort 
was made to minimize the efficiency penalty. The losses in a buck topology were 
carefully calculated in order to find the best switch implementation in each case. It 
turned out that in systems with a 5V bus, the regular buck proved to be a better solution. 
However, in systems with a 12V bus, the synchronous buck was the better choice. 
Efficiency calculations were successfully experimentally verified. Once the validity of 
the equations was proven, they became a valuable design tool for future modules. 
The loss distribution in a buck topology obtained during the efficiency calculations 
proved to be helpful in two ways: First, it provided an accurate component level power 
dissipation that is very helpful in designing the package size and the number of devices 
that will need to be used. Second, the loss distribution pointed out all the efficiency 
bottlenecks. 
The component level loss distribution identified the body diode of the synchronous 
PET in the buck topology as a major loss mechanism at high frequency. Having become 
aware of the severity of the problem, a new gate drive circuit was developed to reduce the 
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loss in the body diode. The new driver successfully eliminated most of the losses 
associated with the SR body diode through very precise gate signal timing. 
Finally, a new way to close the voltage mode loop was proposed in order to be able to 
meet transient specs with less output capacitance. The unusual compensation method 
yields a transient response typically available with current mode control schemes without 
the efficiency penalty introduced by the current sensing resistor. 
In short, every aspect of the power supply has carefully been analyzed and optimized 
through the size prism: the topology, the control algorithm, the drive circuitry, and the 
components. Design and optimization tools were developed, and theoretical calculations 
were verified in hardware. The result of the optimization is a microprocessor power 
supply that meets Intel Pentium III electrical performance specs in approximately one-
fifth of the specified volume, resulting in a power density of roughly 40Wlin3. 
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